USO0RE37944E

(19) United States (12) Reissued Patent

(10) Patent Number: US RE37,944 E (45) Date of Reissued Patent: Dec. 31, 2002

Fielder et al. (54)

SINGLE CHIP FRAME BUFFER AND

5,406,523 A

4/1995 Foss et a1. ................ .. 365/226

GRAPHICS ACCELERATOR

5,414,662 A

5/1995

5,442,748 A

8/1995 Chang et al.

(75) Inventors: Dennis A. Fielder, Herts (GB); James -

(73)

'

~

2

_

,

Nov. 5, 1999

Patent No.:

5,694,143

I

D

d:

0 165 441 A3

EP

0 260 578 A3

mg

am

.......... ..

.

0876255271

Jun- 2, 1994

3/1988

9/1989

EP

0 383 080 A3

EP

0 474 366 A2

3/1992

EP EP

0 492 840 A1 0 547 892 A3

7/1992 6/1993

GB

2 217 066 A

8/1990

10/1987

2208344

. 2 1997

Filed:

2/1988

12/1985

0334524

GB

$113 NO _

..

3628286

EP

EP

Related U-S. Patent Documents

.

1

DE

elssue 0 :

(64)

,

5,712,664 A * 1/1998 Reddy ...................... .. 345/519 FOREIGN PATENT DOCUMENTS

.

f

345/507

(5393111 e; 91

Randy Torrance >Ot::;aa(CA)~’ Cormac M. O’Connell, Kanata (CA)

.

R .

. . . .. 365/203

5,572,655 A * 11/1996 Tuljapurkar et al. ...... .. 707/526

Asslgnee. 3612821 Canada Inc., Kanata (CA)

Filed:

......

ge'tgegbyéglllri'i 533mg‘? lzaréqcggé)’

(21) Appl. No.: 09/434,331 (22)

Foss et al.

3/1989

OTHER PUBLICATIONS

,

“The integrated display controller (IDC) for VLSI design

(51)

7 Int. Cl. .............................................. .. G06F 15/76

Workstation”b Jur en Stark, Com uter & ra hics vol. 11, N 2 1853/19; 1987 * P g P

(52)

US. Cl. ..................... .. 345/519; 345/546; 345/559;

“ 0'

345/501

_

’PP:

_

2

'.

.

.

100 MpIxel/sec single chip integrated graphics controller

(IGC)” by D. Mansharamani et al, IEEE 1991 custom

(58) Fleld of seagcrssiis/ 546, 545, 559; 365/189.07, 203, 276, 230.06, ’













integrated circuits conf,

230.08 - d R f Ct e erences l e

56 ( )

*

2/1987

May

1991, PP.

(List continued on next page.) Prim/1ry Examiner—Kee M. Tun g

(74) Attorney, Agent, or Firm—Shapiro Cohen (57) ABSTRACT

U.S. PATENT DOCUMENTS 4,646,151 A

12—15

16.5.1—16.5.4.*

Welles, II et al.

........ .. 348/513

_

_

_

_

_

4,691,295 A

9/1987 Erwin et al. .............. .. 345/188

A slngle ChIP dlsplay Processor comprlsed Of a dynamlc random access memory (DRAM) for storing at least one of

4,740,782 A

4/1988 Aoki et a1, ,,,,, ,,

345/205

4,918,526 A *

4/1990 Lewis et al. ....... ..

348/580

graphics and video pixel data, a pixel data unit (PDU) for

5,027,212 A

6/1991 Marlton et al

-- 348/512

processing the pixel data, integrated in the same integrated

5,083,047 A

1/1992

2

13/

5’198’7O8 A 5j267:201 A

Horle

...............

. . . ..

326/45

slllhilghanll

circuit (IC) Chip as the DR AM, the 1C Chip further Com_

prising a massively parallel bus for transferring blocks of

41993 Giili?noyiginos 11/1993 FOSS 3 a1‘

32593

5,283,761 A

2/1994 Gillingham .......... .. 365/189.07

5,305,283 A

4/1994 Shimokura et a1.

5,392,391 A *

2/1995 Caulk, Jr. et al. ......... .. 395/503

Subsequent dlsplay of Processed Plxel dam

365/230.08

/5\ 44\

pixel data at the same time from the DRAM to the PDU, Whereby the PDU can process the'blocks of pixel data for 26 Claims, 19 Drawing Sheets

SYSTEM BUS\ 40

E4, P'XEL

/45 PIXEL LOGIC

PROCESSOR DRAM

47\ DRAWING ENGINE

48 VIDEO

MEMORY

INPUT

VIDEO IN

FORMATTER E?f" RAMDAC

49/ RS8

C1

US RE37,944 E Page 2

OTHER PUBLICATIONS NEC Research and Development, vol. 33, No. 4, Oct. 1992

Tokyo, JP, pp. 585—594 “Integrated Mernory Array Processor”.

IEEE Journal of So1id—State Circuits, vol. 25, No. 1, Feb. 1990 N.Y.

’ pp

. 30—35 A 50 MH 8 Mb't V'd ’

Z

1

C1 D' t' D' S Arnl'?. O umn lrec Ion nve ense p 1 er * cited by examiner

1 60

R

'th

am W1

a

U.S. Patent

Dec. 31, 2002

Sheet 1 0f 19

ROM

RAM

[3

MN

(9

,IsA BUS

[/0

D'SK DRIVE

PRINTER

US RE37,944 E

// CPU

JJ

{H

[/2

KEYBOARD

POINTER

L [/7 BUFFER

/5\ SYSTEM BUS\

I

\

/2/

[/9

GRAPHICS

PROCESSOR

/

3,

VIDEO INTERFACE

DISPLAY

PROCESSOR \\ —

\/RAM MEMORY

33

2a '

CRT

CONTROLLER "29 DRAWING

/

27

ENGINE‘

LUT - D/A

FIG. I PRIOR ART

- C

U.S. Patent

Dec. 31, 2002

Sheet 2 0f 19

momA

\

Ev‘8/S9nz24>?_mg Qd6x3i.m

/Q5%259m $(Hmiavv».

H

mow m

US RE37,944 E

4K\§52E09“.52v \mv

/ /

962Ewziémo ‘

/ _

wzG w

U.S. Patent

Dec. 31, 2002

Sheet 4 0f 19


OSlmi a2l5% AUQIjm 0m

zw m

JFODEQPZU

2 "SH WOHzI

US RE37,944 E

U.S. Patent

Dec. 31, 2002

0

US RE37,944 E

@NW

1/

6wm5oqVlx

Sheet 6 0f 19

Jmkoliq Ilxzmu

0.0E

U.S. Patent

Dec. 31, 2002

PBI

Sheet 10 0f 19

US RE37,944 E

PBO

Q[ 0!-

9

Li

W4

11_

m m

m Q. D Q

m. m MN P

3T1

_

_

_ _

_

_

Fl- .

1.

%

/_|.lJ

Tl

9/

$1.

FIG. 9

DATA. RBO. RBL

RBI R30 DATA

9

0

9

RBLACCE‘r

PS.D

FIG. IO

U.S. Patent

Dec. 31, 2002

Sheet 12 0f 19

US RE37,944 E

QROPILOUT QUEST

ROP4(!:O) r-—--—-————-——-4

VH4 UOUT

000T.

FIG. l3

Q05

EQUD

Q08

I him/j

l /825

jV/80A

/805\{[

l

l

Accessm

' FlG. |3A

<>

<>

ORB

ORB

U.S. Patent

VBLPE}

Dec. 31, 2002

Sheet 13 0f 19

US RE37,944 E

RB

RB._

Q

Q

IQOZE

19/

Eouc>—

RW_ACC(3:O)

FIG. [3B

Single chip frame buffer and graphics accelerator

Nov 5, 1999 - 16.5.1—16.5.4.*. 546, 545, 559; 365/189.07, 203, 276, 230.06,. 230.08. (List continued on next page.) -. Prim/1r Examiner—Kee M. Tun. 56. R f.

2MB Sizes 6 Downloads 206 Views

Recommend Documents

frame buffer design for image sensor array
Design of an optimal memory controller must consist of system-level .... The DRAMsim specific address trace file consists of three columns – memory address ...

Intel graphics media accelerator driver for dell inspiron 1440 ...
Integrated sis mirage 1 2d/3d graphics driver windows 7.Idt high ... Descargar gratis driver lexmark x1250 windows 7. ... readmeand installation guide pdf.

what-is-intel-r-graphics-media-accelerator-driver.pdf
what-is-intel-r-graphics-media-accelerator-driver.pdf. what-is-intel-r-graphics-media-accelerator-driver.pdf. Open. Extract. Open with. Sign In. Main menu.

Brookdale-g graphics chip accelerated vga bios driver download ...
Electro graphics pdf driver. ... Intelrste(rapid storagetechnology enterprise) raid driver. ... Lexmark x7170 driver windows 7 64 bits. ... driver for windows 7. ... 7.Belkinwireless desktop network card driver f5d7000.Download driver de video intel 

Accelerator Award.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. Accelerator ...

buffer final.pdf
hidrógeno (H+. ) por cada molécula, y una base es una sustancia que libera uno o más iones. hidroxilos (OH-. ) por cada molécula, como uno de los productos ...

ACCelerator Survival Guide.pdf
Page 1 of 2. Phone: 512.223.7348. Website: http://www.austincc.edu/highland-campus/accelerator. *Hours of Operation. Mondays-Fridays: 7:30AM-10PM. Saturdays: 8AM-7PM. Sundays: 12PM-6PM. ACCELERATOR. SURVIVAL. GUIDE. Service Location Phone. Academic C

Single-chip MPEG-2 422Pp@HL CODEC LSI with multi ...
video and system CODEC with generic audio CODEC in- terfaces. An LSI ... sion, video conferencing, DVD and CD-ROM storage me- dia, video on demand, ...

Forested Buffer Strips - Davey Tree
which is the basic source of energy for the stream ecosystem .... odologies, see Guide 05 Index of Titles or call the ... contact: ODNR Public Information Center.

Brookdale-g graphics chip accelerated vga bios driver for windows 7 ...
Hp keyboard 5181 driver.Download Brookdale-g graphicschip accelerated vga bios driver. for windows 7 - Free download canon pixma mx328 printer driver for ...

A 1.1W single-chip MPEG-2 HDTV CODEC LSI lsi for ...
ita1 cable television, video conferencing, DVD and CD-ROM storage media, video on demand, and time-shifted viewing. The digitization of HDTV format TV ...

VASA: Single-chip MPEG-2 422P@HL CODEC LSI with ...
via software on DIF in each core and on MIF in a chip. SE. SIMD DCTQ. DIF .... Custom Function Interface. Function Interface ... Super High Definition. Images.

Frame by Frame Language Identification in ... - Research at Google
May 20, 2014 - Google Services. Reported results .... Figure 1: DNN network topology. EM iterations .... eral Google speech recognition services such as Voice.

A Programmable Parallel Accelerator for Learning and ...
Our Target Application Domain: Examples. Intelligent processing of l t fd t ... Applications. SSI. Dot-products and ..... HOST: Xeon 2.5 GHz. Quad-core. Results for ...

Chip Tuning.pdf
Sign in. Loading… Page 1. Whoops! There was a problem loading more pages. Retrying... Chip Tuning.pdf. Chip Tuning.pdf. Open. Extract. Open with. Sign In. Main menu. Displaying Chip Tuning.pdf.

Chip Tuning.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. Chip Tuning.pdf.

Dot Card and Ten Frame package
Young children should begin by learning the patterns of dots up to 6. Students ... they know that a set does not alter the number of objects in the set. Numerals: ...

Web application security frame
Feb 14, 2006 - tion environment to determine the application type, for example ... intelligence (AI) component that infers an action that a user ...... Files, paths,.

A Joint Relay Selection and Buffer Management ... - IEEE Xplore
Dept. of Computer Science, UCLA. Los Angeles, USA. {tuanle, kalantarian, gerla}@cs.ucla.edu. Abstract—Due to the unstable network topology of Delay.

A DTN Routing and Buffer Management Strategy for ... - IEEE Xplore
Dept. of Computer Science, UCLA. Los Angeles, USA. {tuanle, kalantarian, gerla}@cs.ucla.edu. Abstract—Delay Tolerant Networks (DTNs) are sparse mobile.

Output buffer circuit and integrated semiconductor circuit device with ...
May 16, 2007 - main driver has at least a pair of a ?rst p-channel MOS transistor and a ?rst n-channel MOS transistor for driving a load according to the data, ...

Buffer-space Efficient and Deadlock-free Scheduling of Stream ...
Jun 15, 2010 - Figure 4(a), {a} is fired 18 times during the simulation and leaves 360 tokens at (a, c) (z{a}{c}((a, c)) = 360). We in- crease the queue length of (a ...