5

REV

D A

A1

C A2

A3

B

B

C

A

DESCRIPTION

4

3

2

1

DATE BY

FEATURE CHANGES 1. Added 4 port LS/FS/HS HUB to provide four USB Host ports. 2. Made connection for the 1.8V rail on the USB PHY to go to VAUX2. 3. Added camera connector that is compatible to the Leopard Imaging Camera modules. 4. Added power rmanagement capabilities to allow shut dowm of serial port, DVI-D, and power LED. 5. Switched to DM3730 processor and 512MB memory. 8/31/09 GC 6. Added ability to turn off 26MHZ oscillator. 7. Increased overall board size to accomodate the changes. 8. Changed serial connector to a female DB9. 9. Added a 10/100 Ethernet port. 1. Disabled the DVI-D powerdown due to use of wrong GPIO pin. Pin is in the MMC group and it cannot be switched to 1.8V without impacting the SD card slot. 2. Disables HUB reset due to a timing issue with SW. When active the LAN9514 would not work correctly and the Ethernet function is broken. 1. Changed C9 to DNI and changed R34, 4.7K to installed to enable the S-Video operation.

5/13/10

6/15/10

CONTENTS PAGE NO.

GC

GC

NO MAJOR FEATURE CHANGES. 1. Changed DM3730 from an ES1.0 to a ES1.1.

12/7/2010

COVER PAGE

2

USB OTG CONNECTOR AND MAIN POWER

3

PROCESSOR 1 OF 3

4

PROCESSOR 2 OF 3, JTAG, SWITCHES, LEDS, SVIDEO

5

PROCESSOR 3 OF 3

6

PMIC, AUDIO JACKS, CLOCKS

7

PMIC, POWER RAILS

8

MICROSD, RS232,CAMERA,EXPANSION

9

DVI-D, LCD EXPANSION

C

USB HOST, HUB, ETHERNET

This schematic is *NOT SUPPORTED* and DOES NOT constitute a reference design. Only “community” support is allowed via resources at BeagleBoard.org/discuss. THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

10/26/2010 GC

REPLACED OVERVOLTAGE CIRCUIT 1. Deleted U19, U31, and U32. 2. Deleted C214 and C212. 3. Added new U31 and U32, a NCP349MNAE overvoltage protection device. ADDED DC POWER DETECTION 1. Moved Q2A to level shift nUSB_PWR. 2. Connected Q2A output to the TPS65950 GPIO as indication that the board is DC powered when LOW. CHANGED SD CONNECTOR DUE TO EOL OF CURRENT PART. 1. Replaced uSD connector with new part number. 2. Delete C188, R131, R133,R132,R134,R152,R153,R15,R144,R120,C211. CHANGED PROCESSOR TO ES1.2 CHANGED USB HUB DEFAULT MODE 1. Changed DC control of HUB to come up OFF. Requires SW to activate.

D

1

10

NO MAJOR FEATURE CHANGES. 1. PCB Layout changes. 2. Added R157 in series with MMC2_CLK. 6/23/10 GC 3. Added R158 to isolate shunt FET to reduce power in DC mode. 4. Added optional pullup resistors on I2C2_SCL and I2C_SDA into the layout. 5. Moved DVI_PUP signal to TPS65950. Previous location could not be used due to a conflict with the MMC function on the pins.

SCHEMATIC PAGE

GC

B

A Title Size

BeagleBoard-xM Cover Page Document Number

450-5100-001 Date: Tuesday, January 11, 2011

Rev C

B

4

3

2

Sheet

1

1

of

10

5

TP1 TESTPT1

4

3

2

1

TP2 TESTPT1

2

D1

C3

PGB0010603MR

1 +

MH2

D2

D3

D4

0.1uF,10V PGB0010603MR PGB0010603MR

6 G3

D

G5

J1 JMP

MHOLE

VB DD+ ID G1

G4

MH1

G2

1 2 3 4 5

HSUSB_DN HSUSB_DP HSUSB_ID

9

6 6 6

8

P1

D

7

mini USB-AB VBUS_5V0

PGB0010603MR

MHOLE MH3 MHOLE MH4 MHOLE

VIO_1V8

C204

C

VBAT AUX_3V3

0.1uF,10V 5

R8

C207

U2 4

6

U18A

LDO_IN

LDO_PLDN

10

LDO_OUT

11

10K

SN74LVC2G06DCKR

2

6

LDO_EN

ADJ

9

LDO_PG

8

SW_OUT SW_OUT

13 12

4.7uF,6.3V,0603 620K,1%,0603 3V3_ADJ R10

R11 10K,DNI

B

5

CONN_PWR1_2.5MM

SW_EN

TPS2141PWP

GND PPAD

SW_PLDN

2 3 1

SW_PG

VBAT_MAIN VBAT

330 DC_5V

14 2

0,DNI

R158 DC_IN

9

OUT

4

1

SHDN GND

6

3

GND1 ADJ

5

IN

TL1963A

C6

nUSB_PWR

J2

U3

1

7 15

P2

SW_IN SW_IN

D5 LTST-C190GKT

R12

200K,1%,0603 3 2

GRN

1

6 AUX_3V3_DIS

R9 PWRLED_R

C

1 +

VBAT_FB R14 56.2K,1% R15 22.6K,1%

2

HDR2_.1x.1 R13 .1,0805

C5

B

10uF,CER,0805,6.3V C7 0.1uF,10V

10uF,CER,1206,25V

VIO_1V8

10K

3

6

2

10k

Q2B RN1907

5 4

6

EN

FLAG

3

R121 510

NCP349MNAE A

5

Title

4

1

47k

RN1907

OUT1 OUT0

47k

10k

Q2A

IN0 IN1

2

10K

7 1

GND

R144

nDC_PWR

A

D13 LTST-C150CKT

U31

R138

6

GRN

DC_IN

Size B Date:

5

4

3

2

BeagleBoard-xM USB OTG and Power Document Number

400-5100-001 Monday, January 03, 2011

Rev C Sheet 1

2

of

10

5

4

DM3730_ES1.2

D

TP3

SDC_CLK TESTPT2 SDC_nCS1 SDC_nCS0 TESTPT2

C

9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9

B

8 8 8 8 8 8

A

8 MMC2_CLKO 8 MMC2_CMD 8 MMC2_DAT0 8 MMC2_DAT1 8 MMC2_DAT2 8 MMC2_DAT3 8 MMC2_DAT4 8 MMC2_DAT5 8 MMC2_DAT6 8 MMC2_DAT7

E1 E2 D1 D2 D3 D4 C1 C2 C3 D5 C4 C5 B3 B4 A4

SDRC_A14 SDRC_A13 SDRC_A12 SDRC_A11 SDRC_A10 SDRC_A9 SDRC_A8 SDRC_A7 SDRC_A6 SDRC_A5 SDRC_A4 SDRC_A3 SDRC_A2 SDRC_A1 SDRC_A0

AG22 AH22 AG23 AH23 AG24 AH24 E26 F28 F27 G26 AD28 AD27 AB28 AB27 AA28 AA27 G25 H27 H26 H25 E28 J26 AC27 AC28 D28 D26 D27 E27

DSS_DX0 DSS_DX1 DSS_DX2 DSS_DX3 DSS_DX4 DSS_DX5 DSS_D6 DSS_D7 DSS_D8 DSS_D9 DSS_D10 DSS_D11 DSS_D12 DSS_D13 DSS_D14 DSS_D15 DSS_D16 DSS_D17 DSS_D0 DSS_D1 DSS_D2 DSS_D3 DSS_D4 DSS_D5 DSS_PCLK DSS_HSYNC DSS_VSYNC DSS_ACBIAS MMC1_CLKO MMC1_CMD MMC1_DAT0 MMC1_DAT1 MMC1_DAT2 MMC1_DAT3

SDRC_BA1 SDRC_BA0

H14 H13 H15 A13 A14 H17 H16 H12 H11 C20 B11 A16 B7 A20 A10 A17 A6

TESTPT2 TP4 TP5

H10 H9

R16

33 MMC_CLK N28 M27 N27 N26 N25 P28 P27 P26 R27 R25 R157

33

AE2 AG5 AH5 AH4 AG4 AF4 AE4 AH3 AF3 AE3

3

2

1

U4A SDRC_D31 SDRC_D30 SDRC_D29 SDRC_D28 SDRC_D27 SDRC_D26 SDRC_D25 SDRC_D24 SDRC_D23 SDRC_D22 SDRC_D21 SDRC_D20 SDRC_D19 SDRC_D18 SDRC_D17 SDRC_D16 SDRC_D15 SDRC_D14 SDRC_D13 SDRC_D12 SDRC_D11 SDRC_D10 SDRC_D9 SDRC_D8 SDRC_D7 SDRC_D6 SDRC_D5 SDRC_D4 SDRC_D3 SDRC_D2 SDRC_D1 SDRC_D0

SDRC_nRAS SDRC_nCAS SDRC_nWE SDRC_CLK SDRC_nCLK SDRC_CKE1 SDRC_CKE0 SDRC_nCS1 SDRC_nCS0 SDRC_DM3 SDRC_DM2 SDRC_DM1 SDRC_DM0 SDRC_DQS3 SDRC_DQS2 SDRC_DQS1 SDRC_DQS0 DSS_D0/DX0/UART1_CTS/DSSVENC656_DATA0/GPIO_70 DSS_D1/DY0/UART1_RTS/DSSVENC656_DATA1/GPIO_71 DSS_D2/DX1/DSSVENC656_DATA2/GPIO_72 DSS_D3/DY1/DSSVENC656_DATA3/GPIO_73 DSS_D4/DX2/UART3_RX_IRRX/DSSVENC656_DATA4/GPIO_74 DSS_D5/DY2/UART3_TX_IRTX/DSSVENC656_DATA5/GPIO_75 DSS_D6/UART1_TX/DSSVENC656_DATA6/GPIO_76/HW_DBG14 DSS_D7/UART1_RX/DSSVENC656_DATA7/GPIO_77/HW_DBG15 DSS_D8/GPIO_78/HW_DBG16 DSS_D9/GPIO_79/HW_DBG17 DSS_D10/SDI_DAT1N/GPIO_80 DSS_D11/SDI_DAT1P/GPIO_81 DSS_D12/SDI_DAT2N/GPIO_82 DSS_D13/SDI_DAT2P/GPIO_83 DSS_D14/SDI_DAT3N/GPIO_84 DSS_D15/SDI_DAT3P/GPIO_85 DSS_D16/GPIO_86 DSS_D17/GPIO_87 DSS_D18/SDI_VSYNC/McSPI3_CLK/DSS_D0/GPIO_88 DSS_D19/SDI_HSYNC/McSPI3_SIMO/DSS_D1/GPIO_89 DSS_D20/SDI_DEN/McSPI3_SOMI/DSS_D2/GPIO_90 DSS_D21/SDI_STP/McSPI3_CS0/DSS_D3/GPIO_91 DSS_D22/SDI_CLKP/McSPI3_CS1/DSS_D4/GPIO_92 DSS_D23/SDI_CLKN/DSS_D5/GPIO_93 DSS_PCLK/GPIO_66/HW_DBG12 DSS_HSYNC/GPIO_67/HW_DBG13 DSS_VSYNC/GPIO_68 DSS_ACBIAS/GPIO_69 MMC1_CLK/MS_CLK/GPIO_120 MMC1_CMD/MS_BS/GPIO_121 MMC1_DAT0/MS_DAT0/GPIO_122 MMC1_DAT1/MS_DAT1/GPIO_123 MMC1_DAT2/MS_DAT2/GPIO_124 MMC1_DAT3/MS_DAT3/GPIO_125 MMC1_DAT4/SIM_IO/GPIO_126 MMC1_DAT5/SIM_CLK/GPIO_127 MMC1_DAT6/SIM_PWRCTRL/GPIO_128 MMC1_DAT7/SIM_RST/GPIO_129

C21 B21 A21 D20 B20 B19 A19 C18 D14 B13 A11 C12 D12 C11 B10 D11 D18 B17 C17 D17 B16 C15 B14 C14 A9 B9 A7 C9 C8 B6 C6 D6

GPMC_A10/SYS_nDMAREQ3/GPIO_43 GPMC_A9/SYS_nDMAREQ2/GPIO_42 GPMC_A8/GPIO_41 GPMC_A7/GPIO_40 GPMC_A6/GPIO_39 GPMC_A5/GPIO_38 GPMC_A4/GPIO_37 GPMC_A3/GPIO_36 GPMC_A2/GPIO_35 GPMC_A1/GPIO_34

K3 L3 M3 N3 R3 T3 K4 L4 M4 N4

GPMC_D15/GPIO_51 GPMC_D14/GPIO_50 GPMC_D13/GPIO_49 GPMC_D12/GPIO_48 GPMC_D11/GPIO_47 GPMC_D10/GPIO_46 GPMC_D9/GPIO_45 GPMC_D8/GPIO_44 GPMC_D7 GPMC_D6 GPMC_D5 GPMC_D4 GPMC_D3 GPMC_D2 GPMC_D1 GPMC_D0

Y1 W1 T2 R2 R1 P1 K2 H2 W2 V2 V1 T1 P2 L2 L1 K1

GPMC_nCS0 GPMC_nCS1/GPIO_52 GPMC_nCS2/GPIO_53 GPMC_nCS3/SYS_nDMAREQ0/GPIO_54 GPMC_nCS4/SYS_nDMAREQ1/McBSP4_CLKX/GPT9_PWM_EVT/GPIO_55 GPMC_nCS5/SYS_nDMAREQ2/McBSP4_DR/GPT10_PWM_EVT/GPIO_56 GPMC_nCS6/SYS_nDMAREQ3/McBSP4_DX/GPT11_PWM_EVT/GPIO_57 GPMC_nCS7/GPMC_IODIR/McBSP4_FSX/GPT8_PWM_EVT/GPIO_58 GPMC_CLK/GPIO_59 GPMC_nWE GPMC_nOE GPMC_nADV_ALE GPMC_nBE0_CLE/GPIO_60 GPMC_nBE1/GPIO_61 GPMC_nWP/GPIO_62 GPMC_WAIT0 GPMC_WAIT1/GPIO_63 GPMC_WAIT2/GPIO_64 GPMC_WAIT3/SYS_nDMAREQ1/GPIO_65

G4 H3 V8 U8 T8 R8 P8 N8 T4 F4 G2 F3 G3 U3 H1 M8 L8 K8 J8

MMC2_CLK/McSPI3_CLK/GPIO_130 MMC2_CMD/McSPI3_SIMO/GPIO_131 MMC2_DAT0/McSPI3_SOMI/GPIO_132 MMC2_DAT1/GPIO_133 UART2_CTS/McBSP3_DX/GPT9_PWMEVT/GPIO_144 MMC2_DAT2/McSPI3_CS1/GPIO_134 UART2_RTS/McBSP3_DR/GPT10_PWMEVT/GPIO_145 MMC2_DAT3/McSPI3_CS0/GPIO_135 UART2_TX/McBSP3_CLKX/GPT11_PWMEVT/GPIO_146 MMC2_DAT4/MMC2_DIR_DAT0/MMC3_DAT0/GPIO_136 UART2_RX/McBSP3_FSX/GPT8_PWMEVT/GPIO_147 MMC2_DAT5/MMC2_DIR_DAT1/CAM_GLOBAL_RESET/MMC3_DAT1/GPIO_137/HSUSB3_TLL_STP/MM3_RXDP MMC2_DAT6/MMC2_DIR_CMD/CAM_SHUTTER/MMC3_DAT2/GPIO_138/HSUSB3_TLL_DIR UART3_CTS_RCTX/GPIO_163 MMC2_DAT7/MMC2_CLKIN/MMC3_DAT3/GPIO_139/HSUSB3_TLL_NXT/MM3_RXDM UART3_RTS_SD/GPIO_164 UART3_RX_IRRX/GPIO_165 UART3_TX_IRTX/GPIO_166

D

C

B

VIO_1V8 GPMC_WAIT0 R17

1K HUB_RESET DMAREQ3 MCBSP3_DX 8 MCBSP3_DR 8 MCBSP3_CLKX USB2HS_nRST UART3_RX 8 UART3_TX 8

4

3

8 10

A

AB26 AB25 AA25 AD25

Title

H18 H19 H20 H21

Size B Date:

5

10 8

2

BeagleBoard-xM Processor 1 of 3 Document Number

400-5100-001 Friday, December 17, 2010

Rev C Sheet 1

3

of

10

5

4

3

2

DM3730_ES1.2

1

U4B

D

I2C1_SCL I2C1_SDA

K21 J21

8 8

I2C2_SCL I2C2_SDA

AF15 AE15

9 9

I2C3_SCL I2C3_SDA

AF14 AG14

7 7

I2C4_SCL I2C4_SDA

AD26 AE26

8 10 12 14

10K 10K 100K 100K 100K 100K 100K

1 3 5 7 9 11 13

1 3 5 7 9 11 13

JTAG_TMS JTAG_TDI JTAG_TDO JTAG_RTCK JTAG_TCK JTAG_EMU0

AG19 AH19 AG18 AH18

8 CAM_D[0..11]

HDR 2x7 JTAG_EMU1

AA19 AA17 AA18 AA20 AA13 AA12 AA11 AA10

JTAG_nTRST C

R31 10K P4

P1 P2 P3 P4 5 6 7

1 2 3 4

8

R32 R33 R34

MH1 MH2 MH3

TV_OUT2 TV_OUT1 TV_VFB1 TV_VFB2 TV_VREF

1.65K,1% 1.65K,1% 4.7K

C9

5

AG25 AE22 AF25

POP_TEMP

0.1uF,10V,DNI

TV/S-Video Conn 6 6 6

W28 Y28 Y27 W27 W26 AH25 AF24 AF26 AF22

5,6 nRESWARM 6 SYS_nIRQ0 7 nSLEEP

CONN_SVideo

AE17 AF17 AE25

CLK_REQ 32KCLKOUT HFCLK_OUT

I2C1_SCL I2C1_SDA I2C2_SCL/GPIO_168 I2C2_SDA/GPIO_183

I2C4_SCL/SYS_nVMODE1 I2C4_SDA/SYS_nVMODE2

McBSP3_DX/UART2_CTS/GPIO_140/HSUSB3_TLL_D4 McBSP3_DR/UART2_RTS/GPIO_141/HSUSB3_TLL_D5 McBSP3_CLKX/UART2_TX/GPIO_142/HSUSB3_TLL_D6 McBSP3_FSX/UART2_RX/GPIO_143/HSUSB3_TLL_D7

CAM_XCLKA/GPIO_96 CAM_XCLKB/GPIO_111 CAM_PCLK/GPIO_97 CAM_VS/GPIO_95 CAM_HS/GPIO_94 CAM_FLD/CAM_GLOBAL_RESET/GPIO_98 CAM_WEN/CAM_SHUTTER/GPIO_167 CAM_STROBE/GPIO_126 CAM_D0/GPIO_99 CAM_D1/GPIO_100 CAM_D2/GPIO_101 CAM_D3/GPIO_102 CAM_D4/GPIO_103 CAM_D5/GPIO_104 CAM_D6/GPIO_105 CAM_D7/GPIO_106 CAM_D8/GPIO_107 CAM_D9/GPIO_108 CAM_D10/GPIO_109 CAM_D11/GPIO_110

McBSP4_CLKX/SSI1_DAT_RX/GPIO_152/HSUSB3_TLL_D1/MM3_TXSE0 McBSP4_DR/SSI1_FLAG_RX/GPIO_153/HSUSB3_TLL_D0/MM3_RXRCV McBSP4_DX/SSI1_RDY_RX/GPIO_154/HSUSB3_TLL_D2/MM3_TXDAT McBSP4_FSX/SSI1_WAKE/GPIO_155/HSUSB3_TLL_D3/MM2_TXEN_N HBUSB0_D0/UART3_TX_IRTX/GPIO_125 HSUSB0_D1/UART3_RX_IRRX/GPIO_130 HSUSB0_D2/UART3_RTS_SD/GPIO_131 HSUSB0_D3/UART3_CTS_RCTX/GPIO_169 HSUSB0_D4/GPIO_188 HSUSB0_D5/GPIO_189 HSUSB0_D6/GPIO_190 HSUSB0_D7/GPIO_191 USB0HS_CLK/GPIO_120 USB0HS_STP/GPIO_121 USB0HS_DIR/GPIO_122 USB0HS_NXT/GPIO_124

GPIO_112 GPIO_113 GPIO_114 GPIO_115

McBSP1_CLKR/McSPI4_CLK/SIM_CD/GPIO_156 McBSP1_FSR/CAM_GLOBAL_RESET/GPIO_157 McBSP1_DX/McSPI4_SIMO/McBSP3_DX/GPIO_158 McBSP1_DR/McSPI4_SOMI/McBSP3_DR/GPIO_159 McBSP_CLKS/CAM_SHUTTER/GPIO_160/UART1_CTS McBSP1_FSX/McSPI4_CS0/McBSP3_FSX/GPIO_161 McBSP1_CLKX/McBSP3_CLKX/GPIO_162

JTAG_TDO JTAG_nTRST JTAG_TMS JTAG_TDI ETK_CLK/McBSP5_CLKX/MMC3_CLK/HSUSB1_STP/GPIO_12/MM1_RXDP/HSUSB1_TLL_STP JTAG_TCK ETK_CTL/MMC3_CMD/HSUSB1_CLK/GPIO_13/HSUSB1_TLL_CLK JTAG_RTCK ETK_D0/McSPI3_SIMO/MMC3_DAT4/HSUSB1_D0/GPIO_14/MM1_RXRCV/HSUSB1_TLL_D0 JTAG_EMU0/SDTI_CLK/SDTI_TXD0/GPIO_11 ETK_D1/McSPI3_SOMI/MMC3_DAT5/HSUSB1_D1/GPIO_15/MM1_TXSE0/HSUSB1_TLL_D1 JTAG_EMU1/SDTI_TXD0/SDTI_TXD1/GPIO_31 ETK_D2/McSPI_CS0/MMC3_DAT6/HSUSB1_D2/GPIO_16/MM1_TXDAT/HSUSB1_TLL_D2 ETK_D3/McSPI3_CLK/HSUSB1_D7/GPIO_17/HSUSB1_TLL_D7 HDQ_SIO/SYS_ALTCLK/I2C2_SCCBE/I2C3_SCCBE/GPIO_170 ETK_D4/McBSP5_DR/MMC3_DAT0/HSUSB1_D4/GPIO_18/HSUSB1_TLL_D4 ETK_D5/McBSP5_FSX/MMC3_DAT1/HSUSB1_D5/GPIO_19/HSUSB1_TLL_D5 TV_OUT2 ETK_D6/McBSP5_DX/MMC3_DAT2/HSUSB1_D6/GPIO_20/HSUSB1_TLL_D6 TV_OUT1 ETK_D7/McSPI3_CS1/MMC3_DAT7/HSUSB1_D3/GPIO_21/MM1_TXEN_N/HSUSB1_TLL_D3 TV_VFB1 ETK_D8/SYS_DRM_MSECURE/HSUSB1_DIR/GPIO_22/HSUSB1_TLL_DIR TV_VFB2 ETK_D9/SYS_SECURE_INDICATOR/MMC3_DAT3/HSUSB1_NXT/GPIO_23/MM1_RXDM/HSUSB1_TLL_NXT TV_VREF ETK_D10/UART1_RX/HSUSB2_CLK/GPIO_24/HSUSB2_TLL_CLK/UART1_RX ETK_D11/HSUSB2_STP/GPIO_25/MM2_RXDP/HSUSB2_TLL_STP/SDTI_CLK SYS_nRESPWRON ETK_D12/HSUSB2_DIR/GPIO_26/HSUSB2_TLL_DIR/SDTI_TXD0 SYS_nRESWARM/GPIO_30 ETK_D13/HSUSB2_NXT/GPIO_27/MM2_RXDM/HSUSB2_TLL_NXT/SDTI_TXD1 SYS_nIRQ/GPIO_0 ETK_D14/HSUSB2_D0/GPIO_28/MM2_RXRCB/HSUSB2_TLL_D0/JTAG_EMU2/SDTI_TXD3/SDTI_CLK/STDI_TXD2 SYS_OFF_MODE/GPIO_9 ETK_D15/HSUSB2_D1/GPIO_29/MM2_TXSE0/HSUSB2_TLL_D1/JTAG_EMU3/STDI_TXD3 SYS_CLKOUT1/GPIO_10 SYS_CLKOUT2/GPIO_186 SYS_CLKREQ/GPIO_1

SYS_BOOT0/DSS_D18/GPIO_2 SYS_BOOT1/DSS_D19/GPIO_3 SYS_BOOT2/GPIO_4 SYS_BOOT3/DSS_D20/GPIO_5 SYS_BOOT4/MMC2_DIR_DAT2/DSS_D21/GPIO_6 SYS_BOOT5/MMC2_DIR_DAT3/DSS_D22/GPIO_7 SYS_BOOT6/DSS_D23/GPIO_8

SYS_XTALIN SYS_XTALOUT SYS_32K

VBAT

VBAT

D6

D7

ID_0 ID_1 ID_2 R137 510

USB2HS_DAT2 10

AA3 Y2 Y3 Y4 V3

USB2HS_DAT7 USB2HS_DAT4 USB2HS_DAT5 USB2HS_DAT6 USB2HS_DAT3

P21 N21 R21 M21

MCBSP2_FSX 6,8 MCBSP2_CLKX 6,8 MCBSP2_DR 6,8 MCBSP2_DX 6,8

AF6 AE6 AF5 AE5

MCBSP3_FSX 8

mSECURE

2 TV_OUT1 3.3uH

TV_OUT2_IND

1

VIO_1V8

TV_OUT2 2 3.3uH

LED0_GPIO150 2

10k

C12

47pF

Q1A RN1907

D

USB0HS_DAT0 6 USB0HS_DAT1 6 USB0HS_DAT2 6 USB0HS_DAT3 6 USB0HS_DAT4 6 USB0HS_DAT5 6 USB0HS_DAT6 6 USB0HS_DAT7 6 USB0HS_CLK 6 USB0HS_STP 6 USB0HS_DIR 6 USB0HS_NXT 6

Y21 AA21 V21 U21 T21 K26 W21

McBSP1_CLKR 8 McBSP1_FSR 8 McBSP1_DX 8 McBSP1_DR 8 MCBSP_CLKS 6 McBSP1_FSX 8 McBSP1_CLKX 8

AF10 AE10 AF11 AG12 AH12 AE13 AE11 AH9 AF13 AH14 AF9 AG9 AE7 USB_CLK R35 AF7 AG7 AH7 AG8 AH8

MMC3_CLK 8 MMC3_CMD 8 MMC3_DAT4 8 GPIO_15 8 GPIO_16 8 MMC3_DAT3 8 MMC3_DAT0 8 MMC3_DAT1 8 MMC3_DAT2 8 MMC3_DAT7 8 MMC3_DAT6 8 MMC3_DAT5 8 USB2HS_CLK 10 USB2HS_STP 10 USB2HS_DIR 10 USB2HS_NXT 10 USB2HS_DAT0 10 USB2HS_DAT1 10

33

AH26 AG26 AE14 AF18 AF19 AE21 AF21

C

DSS_D18 DSS_D19 DSS_D20 DSS_D21 DSS_D22 DSS_D23

SYS_BOOT2

R123 R139 R140 R141 R142 R143

R148

R149

1

U5A

2

8

1

3

2

4

10K

0

B

VIO_1V8 S1 KT11P2JM VIO_1V8

R145

USER_SW

Q1B RN1907 DNI,10K

1

3

2

4

R146

0

R147

0,DNI

S1 in the default configuration is set as a USER BUTTON connected to GPIO4 only. It will not be used for boot configuration control. In the event the board is built with NAND, the USER Switch can be reconfigured for it's original purpose.

S2 KT11P2JM

nRESET

R38 10K DNI,10K 10K 10K DNI,10K DNI,10K

USER

LED1_GPIO149

6 SN74LVC2G07DBVR

DNI,10K 10K 10K,DNI 10K,DNI 10K

R41 10K

4

5 1

R36 R125 R126 R127 R37

USR1_LED_R

47k

R42 10K

9 9 9 9 9 9

VIO_1V8

330

10k

47k

5

0.1uF,10V

6 nRESPWRON

R40

USER0

6

L3

USR0_LED_R 330

R23 510

6

T27 U28 U27 U26 U25 V28 V27 V26 T28 T25 R28 T26

LTST-C190GKT USR0_LED R39

C11

USER1

LTST-C190GKT

USR1_LED

1

R22 DNI

10 10 10 10 10

AE1 AD1 AD2 AC1

GRN

GRN

L2 TV_OUT1_IND

TV_VFB2

McBSP2_FSX/GPIO_116 McBSP2_CLKX/GPIO_117 McBSP2_DR/GPIO_118 McBSP2_DX/GPIO_119

I2C3_SCL/GPIO_184 I2C3_SDA/GPIO_185

47pF

B

McSPI2_CLK/HSUSB2_TLL_D7/HSUSB2_D7/GPIO_178 McSPI2_SIMO/GPT9_PWM_EVT/HSUSB2_TLL_D4/HSUSB2_D4/GPIO_179 McSPI2_SOMI/GPT10_PWM_EVT/HSUSB2_TLL_D5/HSUSB2_D5/GPIO_180 McSPI2_CS0/GPT11_PWM_EVT/HSUSB2_TLL_D6/HSUSB2_D6/GPIO_181 McSPI2_CS1/GPT8_PWM_EVT/HSUSB2_TLL_D3/HSUSB2_D3/GPIO_182/MM2_TXEN_N

AB3 AB4 AA4 AC2 AC3 AB1 AB2

0,DNI

C10 TV_VFB1

J25

HDQ

UART1_TX/SSI1_DAT_TX/GPIO_148 UART1_RTS/SSI1_FLAG_TX/GPIO_149 UART1_CTS/SSI1_RDY_TX/GPIO_150/HSUSB3_TLL_CLK UART1_RX/McBSP1_CLKR/McSPI4_CLK/GPIO_151

3

8 10 12 14

2 4

CAM_D0 CAM_D1 CAM_D2 CAM_D3 CAM_D4 CAM_D5 CAM_D6 CAM_D7 CAM_D8 CAM_D9 CAM_D10 CAM_D11

C8 0.1uF,10V P3

2 4

8

R24 R25 R26 R27 R28 R29 R30

VIO_1V8

CAM_PCLK CAM_VS CAM_HS CAM_FLD CAM_WEN

8 8 8

VIO_1V8

C25 B26 C27 A23 A24 C23 B23 D25 AG17 AH17 B24 C24 D24 A25 K28 L28 K27 L27 B25 C26

CAM_CLKA

8

McSPI1_CLK/GPIO_171 McSPI1_SIMO/GPIO_172 McSPI1_SOMI/GPIO_173 McSPI1_CS0/GPIO_174 McSPI1_CS1/MMC3_CMD/GPIO_175 McSPI1_CS2/MMC3_CLK/GPIO_176 McSPI1_CS3/HSUSB2_TLL_D2/HSUSB2_D2/GPIO_177/MM2_TXDAT

R21

R18

R20

6 6

8

14 PIN JTAG INTERFACE

AA8 AA9 W8 Y8

4.7K

4.7K

4.7K

4.7K

R19

VIO_1V8

COLD RESET Pressing and releasing S2 will reset the ARM Processor.

A

A

Title Size

BeagleBoard-xM Processor 2 of 3, LED & Switches Document Number

400-5100-001 Date: Friday, December 17, 2010

Rev C

C

5

4

3

2

1

Sheet

4

of

10

0.1uF,10V

AA1 N1 AH15 AH10 AF1

C59

C60

0.1uF,10V

0.1uF,10V

C57

C56

C58

0.1uF,10V

0.1uF,10V

0.1uF,10V

MEM_1V8

A1 A2 A27 A28 B1 B28 AG1 AG28 AH1 AH2 AH27 AH28 AA2 N2 AG15 AG10 AF2

POP_FLASH_VDD_FT_5 POP_FLASH_VDD_FT_4 POP_FLASH_VDD_FT_3 POP_FLASH_VDD_FT_2 POP_FLASH_VDD_FT_1

VDDS10 VDDS11 VDDS1 VDDS3 VDDS6 VDDS7 VDDS8 VDDS9 VDDS4 VDDS5 VDDS2 VDDS12

POP_NC_A1 POP_NC_A2 POP_NC_A22 POP_NC_A23 POP_NC_B1 POP_NC_B23 POP_NC_AB1 POP_NC_AB23 POP_NC_AC1 POP_NC_AC2 POP_NC_AC22 POP_NC_AC23

0.1uF,10V

C21

C22

C23

C16

4.7uF,6.3V,0603

4.7uF,6.3V,0603

4.7uF,6.3V,0603

0.1uF,10V

0.1uF,10V

0.1uF,10V

0.1uF,10V

0.1uF,10V

0.1uF,10V

0.1uF,10V

0.1uF,10V

A15 AF28 J28 M1 AE28

MEM_1V8

C45 C

0.1uF,10V C48

POP_VSS_FT_6 POP_VSS_FT_10 POP_VSS_FT_9 POP_VSS_FT_1 POP_VSS_FT_8

0.1uF,10V

0.1uF,10V

0.1uF,10V

VIO_1V8

AA14

B15 AF27 J27 M2 M26

C49

C50

F25 F26 AD3 AD4 AE16 AF16 AE23 AF23 AE8 AF8 W4 AG27

C51

C52

VIO_1V8

VIO_1V8 C55

0.1uF,10V

C54

C37

VIO_1V8

VDD_MMC1

4.7uF,6.3V,0603

C53

C35

C67

0.1uF,10V

D

C30 C36

C66

C47

C29

C65

0.1uF,10V

VDDS_WKUP_BG POP_DDR_VDD_FT_1 POP_DDR_VDD_FT_2 POP_DDR_VDD_FT_3 POP_DDR_VDD_FT_4 POP_DDR_VDD_FT_5

B27 AG6 J3 U2 P4 C22 D21 D19 C19 D13 C13 D10 C10 B2 A3 E4 E3

0.1uF,10V

C44 4.7uF,6.3V,0603

C28 C34

C64

C46 C

VSS66 VSS12 VSS6 VSS2 VSS11 VSS58 VSS57 VSS44 VSS43 VSS32 VSS31 VSS21 VSS20 VSS1 VSS4 VSS10 VSS5

C63

0.1uF,10V

VDD2

C27 C33

0.1uF,10V

0.1uF,10V

C43

VDD_CORE1 VDD_CORE2 VDD_CORE3 VDD_CORE4 VDD_CORE5 VDD_CORE6 VDD_CORE7 VDD_CORE8 VDD_CORE9 VDD_CORE10 VDD_CORE11 VDD_CORE12 VDD_CORE13 VDD_CORE14 VDD_CORE15 VDD_CORE16 VDD_CORE17 VDD_CORE18 VDD_CORE19 VDD_CORE20 VDD_CORE21 VDD_CORE22 VDD_CORE23 VDD_CORE24 VDD_CORE25 VDD_CORE26 VDD_CORE27 VDD_CORE28 VDD_CORE29 VDD_CORE30 VDD_CORE31 VDD_CORE32 VDD_CORE33 VDD_CORE34

C62

0.1uF,10V C42

C26

0.1uF,10V

0.1uF,10V C41

C25

0.1uF,10V

C40

MEM_1V8

C61

0.1uF,10V

C39 4.7uF,6.3V,0603

MEM_1V8

0.1uF,10V 0.1uF,10V 0.1uF,10V 0.1uF,10V 0.1uF,10V 0.1uF,10V 0.1uF,10V C68

POP_VSS_FT_3 POP_VSS_FT_2 POP_VSS_FT_7 POP_VSS_FT_5 POP_VSS_FT_4

G27 AC26 R26 L26 A26 AC25 Y25 W25 AF20 AE20 T20 R20 M20 L20 W19 V19 R19 P19 L19 K19 Y17 W17 K17 J17 K16 J16 W14 Y13 W13 J13 AF12 AE12 Y12 K12 J12 W10 V10 P10 K10 V9 U9 P9 N9 K9 D7 C7 AG3 W3 P3 AG2

VSS67 VSS65 VSS64 VSS63 VSS62 VSS61 VSS60 VSS59 VSS56 VSS55 VSS54 VSS53 VSS52 VSS51 VSS50 VSS49 VSS48 VSS47 VSS46 VSS45 VSS42 VSS41 VSS40 VSS39 VSS38 VSS37 VSS36 VSS35 VSS34 VSS33 VSS30 VSS29 VSS28 VSS27 VSS26 VSS25 VSS24 VSS23 VSS22 VSS19 VSS18 VSS17 VSS16 VSS15 VSS14 VSS13 VSS9 VSS8 VSS7 VSS3

B

VDDS_SRAM VDDS_MMC1 VDDS_SIM

C69

W16

0.1uF,10V

K25 P25

0.1uF,10V

VDD_SIM C70

0.1uF,10V

VSS_SDI VDDS_SDI VDDS_DPLL_PER VDDS_DPLL_DLL

VDD2

1uF,10V

G28 C28 AH6 J1 J2 U1 R4 B22 A22 C16 D16 A18 B18 A12 B12 A8 B8 A5 B5 F1 F2

C32

VSS_CSIb VDDS_CSIb

H4 J4 AC4 D8 D9 AE9 D15 Y16 J18 K18 W18 Y18 AE18 J19 M19 N19 T19 U19 Y19 AE19 J20 K20 N20 P20 U20 V20 W20 Y20 D22 D23 AE24 E25 L25 M25

C38

U4 G1

B

AA26 AE27 AA16 K15

0.1uF,10V

VSS_DSI VDDS_DSI

0.1uF,10V

C31

M28 H28

VDD2

VSSA_DAC VDDA_DAC

0.1uF,10V C24

AH21 AG21

C19

VSS_CSI2 VDDS_CSI2

C18 4.7uF,6.3V,0603

Y26 V25

0.1uF,10V

CAP_VDD_WKUP

0.1uF,10V C17 VDD1

AG16 AG20

C15

D

CAP_VDD_DSI CAP_VDD_SRAM_CORE CAP_VDD_SRAM_MPU_IVA

0.1uF,10V

AA15

C14

VDDS_MEM21 VDDS_MEM20 VDDS_MEM9 VDDS_MEM2 VDDS_MEM5 VDDS_MEM3 VDDS_MEM6 VDDS_MEM19 VDDS_MEM18 VDDS_MEM14 VDDS_MEM15 VDDS_MEM16 VDDS_MEM17 VDDS_MEM12 VDDS_MEM13 VDDS_MEM10 VDDS_MEM11 VDDS_MEM7 VDDS_MEM8 VDDS_MEM1 VDDS_MEM4

1

C210

U4C

BG_TESTOUT VPP

VDD_MPU_IVA1 VDD_MPU_IVA2 VDD_MPU_IVA3 VDD_MPU_IVA4 VDD_MPU_IVA5 VDD_MPU_IVA6 VDD_MPU_IVA7 VDD_MPU_IVA8 VDD_MPU_IVA9 VDD_MPU_IVA10 VDD_MPU_IVA11 VDD_MPU_IVA12 VDD_MPU_IVA13 VDD_MPU_IVA14 VDD_MPU_IVA15 VDD_MPU_IVA16 VDD_MPU_IVA17 VDD_MPU_IVA18 VDD_MPU_IVA19 VDD_MPU_IVA20 VDD_MPU_IVA21 VDD_MPU_IVA22 VDD_MPU_IVA23 VDD_MPU_IVA24 VDD_MPU_IVA25 VDD_MPU_IVA26 VDD_MPU_IVA27

AH20 L21 V4

0.1uF,10V

J9 L9 M9 R9 T9 W9 Y9 J10 L10 M10 N10 R10 T10 U10 Y10 J11 K11 W11 Y11 W12 K13 J14 K14 Y14 J15 W15 Y15

POP_INT0_FT POP_INT1_FT POP_FLASH_VPP_FT POP_TQ_TEMP_S POP_RESET_RP_FT

C20

C13 4.7uF,6.3V,0603

2

DM3730_ES1.2

VDD1

AG11 AH11 AH13 AH16 AG13

VDD1

3

4.7uF,6.3V,0603

4

0.1uF,10V

5

VDD_PLL1 C71 0.1uF,10V VDD_PLL2 C72 0.1uF,10V

C74 1uF,10V

VDAC_1v8

C73 1uF,10V

C75 0.1uF,10V VIO_1V8

C78 0.1uF,10V

A

CAP_VDD_WKUP

C79

CAP_VDD_SRAM_MPU_IVA CAP_VDD_SRAM_CORE C81 CAP_VDD_DSI POP_TQ_TEMP_S R44 POP_INT1_FT R45 POP_INT0_FT R46

0,DNI 0,DNI 0,DNI

1uF,10V C80 1uF,10V C82

4.7uF,6.3V,0603

C77

VIO_1V8

C76 0.1uF,10V

A

1uF,10V

0.001uF 10V

nRESWARM POP_TEMP

4,6 4

Title Size

BeagleBoard-xM Processor 3 of 3 Document Number

400-5100-001 Date: Friday, December 17, 2010

Rev C

C

5

4

3

2

1

Sheet

5

of

10

5

4

3

2

1

TPS65950 VBAT_MAIN

4 CLK_REQ 4 MCBSP_CLKS

R51

33

CLK256FS

4 USB0HS_CLK 4 USB0HS_STP 4 USB0HS_DIR 4 USB0HS_NXT

D

4 4 4 4 4 4 4 4

USB0HS_DAT0 USB0HS_DAT1 USB0HS_DAT2 USB0HS_DAT3 USB0HS_DAT4 USB0HS_DAT5 USB0HS_DAT6 USB0HS_DAT7

VBUS_5V0

C6 D7 G10 D13

CLKEN CLKEN2 CLKREQ CLK256FS

L15 L14 L13 M13

UCLK STP/GPIO.9 DIR/GPIO.10 NXT/GPIO.11

K14 K13 J14 J13 G14 G13 F14 F13

DATA0/UART4.TXD DATA1/UART4.RXD DATA2/UART4.RTSI DATA3/UART4.CTSO/GPIO.12 DATA4/GPIO.14 DATA5/GPIO.3 DATA6/GPIO.4 DATA7/GPIO.5

C86 4 I2C1_SDA 4 I2C1_SCL 4 SYS_nIRQ0

8

IO_1P8

ULPI

4.7K

VIO_1V8

C91

VBAT R62 10K

A11

PWRON

VBAT

B13 A13

nRESWARM nRESPWRON

IO_1P8

VREF

VREF

SYSEN

VREF

K11 J11 H8

mSECURE

R1 T2 T15 R16

B

Control

VRTC

MSECURE

IO_1P8

PCM VSP

2

C102 22PF T2_XOUT

TPS65950

C103 22PF T2_XIN

VBAT A

4

32KCLKOUT

10 nUSBHOST_PWR_EN

R64

330

T2_LED_B

HSOL PreDriv.LEFT/VMID HSOR PreDriv.RIGHT/ADCIN7

B4 B7 B5 B8

VHSMIC HSMIC.P HSMIC.M

E4 E3 F3

MICBIAS1/VMIC1 MIC.MAIN.P MIC.MAIN.M

D1 E2 F2

R55

4.7K

MIC.MAIN.P MIC.MAIN.M

MICBIAS2/VMIC2 MIC.SUB.P/DIG.MIC.0 MIC.SUB.M/DIG.MIC1

D2 G2 H2

DIG.MIC.0 DIG.MIC.1

AUXL AUXR

F1 G1

NC

+VCC

4

2

COM/CASE OUT

8

0.1uF,10V

3

26MHZ

R56

33

HFCLK_26MHz

OSC_26MHZ_EAE

PHONOJACK STEREO-R

HSOR

INTER_HSOL R58 47uF,CER

33

C87

CONN_HSOL

1 3

INTER_HSOR R60 47uF,CER

33

C88

CONN_HSOR

2

47pF

C97 100PF

D8

C90 47pF

C93 100pF

C94 100PF

PCM BT BT.PCM.VDX/GPIO.17/DIG.MIC.CLK1 BT.PCM.VDR/GPIO.16/DIG.MIC.CLK0

L3 K6 K4 K3

I2S.CLK I2S.SYNC I2S.DIN I2S.DOUT

TDM IO_1P8

B16 A15

JTAG.TCK/BERCLK JTAG.TDI/BERDATA

A1 A16 T1 T16

TEST TESTV2 TESTV1 TEST.RESET

P15 P16

32KXOUT 32KXIN

N10

32KCLKOUT

TEST

IO_1P8

C95 100PF

4

C98

GPIO.0/CD1/JTAG.TDO GPIO.1/CD2/JTAG.TMS GPIO2/T1 GPIO.6/CLKOK/PWM0/T3 GPIO.7/VIBRA.SYNC/PWM1/T4 GPIO.15/T2

P12 N12 L4 M4 N14 P13

RFID.EN

A2

KPD.R0 KPD.R1 KPD.R2 KPD.R3 KPD.R4 KPD.R5 KPD.R6 KPD.R7

K9 K8 L8 K7 L9 J10 K10 L7

KPD.C0 KPD.C1 KPD.C2 KPD.C3 KPD.C4 KPD.C5 KPD.C6 KPD.C7

G8 H7 G6 F7 G7 F4 H6 G4

MMC_CD 8 AUX_3V3_DIS DVI_PU 9 nDC_PWR 2

0.1uF,10V

47pF

Keypad

LED IO_1P8

R54 10K

3

AUDIO_IN B

P6 CONN_AUXR C100

C101

1 3

CONN_AUXL

0.1uF,10V

VMMC2

32kHz

LEDB/VIBRA.M LEDA/VIBRA.P LEDSYNC/GPIO.13 LEDGND

AUXL AUXR

C

D9

C96 100PF

C99

GPIO

AUDIO_OUT P5

C89

HSMIC.P HSMIC.M

D10

2 D11

PHONOJACK STEREO-R

47pF

A

Title Size B Date:

5

C85

1

C92 100pF

AUX Input

C5 C3

G15 F15 G11 F16

B9 B10 B11 B12 A6 A7

GRN PMU_STAT

AUX_ADC

Y1

EAR.P EAR.M

ANA_MIC

10K,1%

VIO_1V8

Earpeace

IO_1P8

PMU_STAT

R53 10K,1%

C199 100PF

HandFree

Headset

0.1uF,10V

IO_1P8

D12

LTST-C190GKT

N11 P11 N8 N9 L10

C84

D

IHF.LEFT.P IHF.LEFT.M IHF.RIGHT.P IHF.RIGHT.M

1

Y3 32KHz Crystal

R49 12K,1% 0.1uF,10V

ADCIN5 ADCIN3

HSOL

BOOT0 BOOT1

PCM.VCK PCM.VDR PCM.VDX PCM.VFS

C83

Voiceband / stereo codec

IO_1P8

IO_1P8

4,8 MCBSP2_CLKX 4,8 MCBSP2_FSX 4,8 MCBSP2_DX 4,8 MCBSP2_DR

RTSO/CLK64K/BERCLK/ADCIN5 CTSI/BERDATA/ADCIN3 TXAF/ADCIN4 RXAF/ADCIN6 MANU

DP/UART3.RXD DN/UART3.TXD ID

I2C.CNTL.SDA I2C.CNTL.SCL INT1 INT2

C13

B1 D8

R48 12K,1%

OSC_EN

D4 D5 F10 F9

0.1uF,10V T2_VREF N16

UART1.TXD UART1.RXD/GPIO.8

VBAT

R52 MCPC

USB

VBUS

Headset UART

PART A

4.7K

J9

IO_1P8

PWR_CNTRL

R59 R61

START.ADC

VINANA2

VBAT

VIO_1V8 4,5 nRESWARM 4 nRESPWRON

4

R8 T10 T11 R11

HSUSB_DP HSUSB_DN HSUSB_ID

4.7uF,6.3V,0603

C

T2_VBUS 0,0603

H4 J3 G3

VINANA1

IO_1P8

R57

ADCIN0 ADCIN1 ADCIN2

ADC

CLOCKS

PGB0010603MR

OSC_EN

HFCLKIN HFCLKOUT

PGB0010603MR

HFCLK_OUT

A14 R12

PGB0010603MR

4

HFCLK_26MHz R47 33 HFCLKOUT

PGB0010603MR

U7A

2

BeagleBoard-xM PMIC, AUDIO JACKS, CLOCKS Document Number

400-5100-001 Monday, January 03, 2011

Rev C Sheet 1

6

of

10

5

4

3

2

1

VBAT U7B

R1 10K

TPS65950

8

A10

REGEN

ICTLAC1 ICTLAC2

REGEN

TPS65950

VBAT

4

D

4

I2C4_SCL

F8 D6

I2C4_SDA

B14 C4

4

P7 G9

nSLEEP VBAT

VAC

BCI

Power control

ICTLUSB1 ICTLUSB2

VMODE1(VDD1) VMODE2(VDD2)/I2C.SR.SCL

VPRECH PCHGAC PCHGUSB VCCS VBATS VBAT

N.C. N.C./I2C.SR.SDA nSLEEP1 nSLEEP2

BCIAUTO

IO_1P8

C105

CP.CAPP C106 CP.CAPM

4.7uF,6.3V,0603

2.2uF,6.3V

R7 T7 T6 R6

USB CP

CP.IN CP.CAPP

Part B

Backup battery

Power

IO Level

CP.CAPM CP.GND

B15 C15 C16

10uF,CER,0805,6.3V

Domain Type Voltage Current --------------------------------------------------------External VDD1 SMPS 0.6V to 1.45V 1100mA VDD2 SMPS 0.6V to 1.45V/1.5V 600mA VIO SMPS 1.8V /1.85V 600mA VBUS CP 4.8V 100mA VAUX1 LDO 2.5V/2.8V/3.0V 200mA VAUX2 LDO 1.0V/1.2V/1.5V/1.8V/2.5V/2.8V 100mA VAUX3 LDO 1.5V/1.8V/2.5V/2.8V 200mA VAUX4 LDO 0.7V/1.0V/1.2V/1.5V/1.8V/2.5V/2.8V 100mA VMMC1 LDO 1.85V/2.85V/3.0V/3.15V 220mA VMMC2 LDO 1.85V/2.6V/2.85V/3.0V/3.15V 100mA VMIC1 LDO 1.8V 10mA VMIC2 LDO 1.8V 10mA VSIM LDO 1.8V/2.8V/3.0V 50mA VDAC LDO 1.2V/1.3V/1.8V 65mA VPLL1 LDO 1.0V/1.2V/1.3V/1.8V 40mA VPLL2 LDO 0.7V/1.0V/1.2V/1.3V/1.8V 60mA

VDD1.GND0 VDD1.GND1 VDD1.GND2

VBAT VDD2

C

VDD2

R13 P14 L5

N13

1

2 1uH,LM3010

C117 C118

T2_VDD2.L C119

0.1uF,10V10uF,CER,0805,6.3V

T13 R14 T14 R15

10uF,CER,0805,6.3V

VDD2.IN0 VDD2.IN1 VDD2.FB VDD2.L0 VDD2.L1

Internal VUSB VUSB_1P5 VUSB_1P8 VINTDIG VINANA1 VINANA2 VRTC

VDD2.GND0 VDD2.GND1

VBAT VIO

L6

N3

1

C132

R3 T4 R2 T3

C8 D11 D12 D9 D10

15mA 30mA 30mA 50mA 50mA 250mA

VMMC2.IN VMMC1.IN

R65

BKBAT

0,0603

VIO_1V8 C107

0.1uF,10V

BT1

BAT_LI_RTC C109

C108

VBAT

VAUX4.IN VBAT.USB VDAC.IN VAUX12S VPLLA3R VINT

A3 C1 B2 R9 K1 L1 H15 K15

C113 1uF,10V

C114 1uF,10V

C115 1uF,10V

C116 1uF,10V C

VPLL2 VPLL1 VDAC.OUT VSIM VMMC2.OUT VMMC1.OUT VAUX4.OUT VAUX3.OUT VAUX2.OUT VAUX1.OUT

J15 H14 L2 K2 A4 C2 B3 G16 M3 M2

VDD_PLL2 VDD_PLL1 VDAC_1V8 VDD_SIM VMMC2 VDD_MMC1 CAM_IO CAM_CORE USB_1V8 EXP_VDD(1.85V-3V)

C120 1uF,10V

VIO.IN0 VIO.IN1

C122 C121 1uF,10V 2.2uF,6.3V

C123 1uF,10V

C124 1uF,10V

C125 1uF,10V

C126 1uF,10V

C127 1uF,10V

C213 1uF,10V

C128 10uF,CER,0805,6.3V

VIO.OUT VIO.L0 VIO.L1 VIO.GND0 VIO.GND1

H9 H10 H11 H13

R66 R67

10uF,CER,0805,6.3V

M14

VINTUSB1P8 VINTUSB1P5 VUSB.3P1 VINTDIG VRTC VINTANA2.OUT0 VINTANA2.OUT1 VINTANA1.OUT

P10 P8 P9 L16 K16 B6 J2 H3

VINTUSB1P8 C129 1uF,10V VINTUSB1P5 C130 1uF,10V VUSB.3P1 C131 1uF,10V VINTDIG C133 1uF,10V VRTC C134 1uF,10V VINTANA2.OUT C135 VINTANA1.OUT

1uF,10V

C137 1uF,10V

0,0603 0,0603

C136 C138 10uF,CER,0805,6.3V 0.1uF,10V

T2_VIO.L

2 1uH,2A,LM3015

3.1V 1.5V 1.8V 1.5V 1.5V 2.5V/2.75V 1.5V

DGND0 DGND1 DGND2 DGND3

P3 R4

VIO_1V8

LDO LDO LDO LDO LDO LDO LDO

AGND MICBIAS.GND

10uF,CER,0805,6.3V

N1

N15 D3

C112

VDD1.L0 VDD1.L0 VDD1.L0

AVSS2 AVSS3 AVSS4

C110 0.1uF,10V

C104 0.1uF,10V

VDD1.OUT

R10 M15 C7

C111

D

VBAT

1uF,10V

AVSS10 AVSS11 AVSS12 AVSS13 AVSS14

1uH,2A,LM3015

C14 D15 D16

T2_VPRECH

N4 N6 P5 P4 R5

1uF,10V

J4 J6 J7 J8 E5

E13 T2_VDD1.L

2

VDD1

VDD1.IN0 VDD1.IN1 VDD1.IN2

GND.LEFT GND.LEFT GND.RIGHT GND.RIGHT

L4

1

N2

VIO_1P8

VBAT.RIGHT VBAT.RIGHT VBAT.LEFT VBAT.LEFT

C9 C10 C11 C12

D14 E14 E15

IO.1P8

N7 P2 P6 P1

IO_1P8

VBAT

VDD1

BKBAT

N5

B

B

MEM_1V8

U8 R68 R69

C139

C140

C189

0.1uF,10V 10uF,CER,0805,6.3V 10uF,CER,0805,6.3V

0,0603,DNI 0,0603,DNI

MEM_BOOST R70 DNI,56.2K,1% MEM_ADJ

4 6 5

OUT

IN

GND SHDN ADJ GND1

VBAT

2 1 C141

3

DNI,0.1uF,10V

TL1963A

C142 DNI,10uF,CER,0805,6.3V

R71 DNI,115K,1%

NOT INSTALLED. RESERVED FOR FUTURE USE.

A

A

Title Size

BeagleBoard-xM PMIC POWER RAILS Document Number

400-5100-001 Date: Friday, December 17, 2010

Rev C

C

5

4

3

2

1

Sheet

7

of

10

5

4

6

3

2

1

MMC_CD

VDD_MMC1

AUX_3V3

D

D

P7

3 3 3 3

1 2 3 4 5 6 7 8

MMC1_DAT2 MMC1_DAT3 MMC1_CMD MMC1_CLKO MMC1_DAT0 MMC1_DAT1

C147 9 10 11 12 13 14 15 16

DAT2 GND CD/DAT3 CD CMD GND3 VDD GND4 CLOCK GND5 VSS GND6 DAT0 GND7 DAT1 microSDGND8

C146 0.1uF,10V

0.1uF,10V

U10 3 3

UART3_TX UART3_RX R81

10K

232OE

3 5 4 6

VCCA A1 A2 OE

7 8 1 2

VCCB B1 B2 GND

0.1uF,10V 232_C1- 4

C1-

232_C2+5

C2+

0.1uF,10V 232_C2- 6

C2-

UART3_TX_3V 11 UART3_RX_3V 9

DIN ROUT

C150

TXS0102DCU

1

SCHA5B0200

12

uSD Connector

7

V+

3

232_V232_V+

C149 0.1uF,10V

UART3 Serial Port

C151 0.1uF,10V

EN FORCEON

SN65C3221EPW

DOUT RIN

13 8

INVALID

10

FORCEOFF

16

RS232_TX1 RS232_RX1

R78 R79 R80 R82

P8

0 0,DNI 0,DNI 0

VIO_1V8

VIO_1V8

B

3 3 4 3 4 4 4 4 4 4 4

MCBSP3_DX MCBSP3_CLKX MCBSP3_FSX MCBSP3_DR McBSP1_DX McBSP1_CLKX McBSP1_FSX McBSP1_DR McBSP1_CLKR McBSP1_FSR I2C2_SCL 4 nRESET

P17 1 3 5 7 9 11 13 15 17 19 21 23 25 27

MMC2_DAT7 MMC2_DAT6 MMC2_DAT5 MMC2_DAT4 MMC2_DAT3 MMC2_DAT2 MMC2_DAT1 MMC2_DAT0 MMC2_CMD MMC2_CLKO I2C2_SDA REGEN

3 3 3 3 3 3 3 3 3 3 4 7

4 4 4 4 4 4 4

1 3 5 7 9 11 13 15 17 19

MMC3_DAT2 MMC3_DAT3 GPIO_15 MMC3_DAT5 MMC3_DAT0 MMC3_DAT6 HDQ 6 AUX_ADC

4 2 4 6 8 10 12 14 16 18 20

CAM_D11 CAM_D10 CAM_D9 CAM_D8 CAM_D7 CAM_D6 CAM_D5 CAM_D4 CAM_D3 CAM_D2 CAM_D1 CAM_D0

MMC3_DAT7 4 GPIO_16 4 MMC3_DAT1 4 MMC3_DAT4 4 MMC3_CMD 4 MMC3_CLK 4 DMAREQ3 3 PWR_CNTRL 6

AUX ACCESS HEADER

Expansion Connector

P10

CAM_D[0..11]

HDR 10X2_1.27mm

EXP_HDR_28

10

SHL2

11 C

R124 10K

VMMC2

P9 2 4 6 8 10 12 14 16 18 20 22 24 26 28

SHL1

VIO_1V8

4 4

4

CAM_PCLK CAM_HS CAM_VS

1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33

2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34

4.7K,DNI

VIO_1V8

1 2 3 4 5 6 7 8 9

DSUB_FEMALE_SHORT

4.7K,DNI

DC_5V

1 2 3 4 5 6 7 8 9

232_PIN2 232_PIN3

R160

C

V-

VCC

C1+

C148

GND

10K

10K

10K

10K

10K

10K

VIO_1V8

232_C1+2

15

U9 AUX_3V3

3 3

C143 0.1uF,10V

VIO_1V8

R155

10K

C145 0.1uF,10V 10uF,CER,0805,6.3V

14

R74

R73

R72

R77

R76

R75

R135 C144

CAM_CLKA

4

I2C2_SDA I2C2_SCL

CMOS_RST CMOS_OE

R83

CAM_FLD CAM_WEN

0,0603

4 4

CAM_IO B

R154

DNI,0

DC_5V

R151

0

HUB_3V3

CAM_CORE

F618-MG -D051-XX-CF358

Camera Connector AUDIO ACCESS HEADER P18 1 3

A

2 4

MCBSP2_FSX 4,6 MCBSP2_CLKX 4,6

A

MCBSP2_DR 4,6 MCBSP2_DX 4,6

Title

HDR 2X2_1.27mm

BeagleBoard-xM uSD, CAMERA, EXPANSION, & UART

Size B Date: 5

4

3

2

Document Number

400-5100-001 Monday, January 03, 2011

Rev C Sheet 1

8

of

10

5

4

3

2

1

AUX_3V3 L7

DNI

DNI 3 3 3 3 3 3

RP5A RP5B RP5C RP5D RP5E RP5F RP5G RP5H

DSS_D0 DSS_D1 DSS_D2 DSS_D3 DSS_D4 DSS_D5

1 2 3 4 5 6 7 8

16 15 14 13 12 11 10 9

B

6

3

DVI_PU

Insures that the DVI-D is powered down at powerup.

10 10 10 10 10 10 10 10

1

2 FERRITE, MMZ1608R301A

Adjusted for .9V

D

RT1 PTC_RXEF010

t 100Ma U11

DVI_DATA0 DVI_DATA1 DVI_DATA2 DVI_DATA3 DVI_DATA4 DVI_DATA5 DVI_DATA6 DVI_DATA7 DVI_DATA8 DVI_DATA9 DVI_DATA10 DVI_DATA11 DVI_DATA12 DVI_DATA13 DVI_DATA14 DVI_DATA15 DVI_DATA16 DVI_DATA17 DVI_DATA18 DVI_DATA19 DVI_DATA20 DVI_DATA21 DVI_DATA22 DVI_DATA23 DVI_CLK+

63 62 61 60 59 58 55 54 53 52 51 50 47 46 45 44 43 42 41 40 39 38 37 36 57 56 2 5 4 3

PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 PD9 PD10 PD11 PD12 PD13 PD14 PD15 PD16 PD17 PD18 PD19 PD20 PD21 PD22 PD23 IDCK+ IDCKDE VSYNC HSYNC VREF

ISEL

10 13

PD ISEL/RESET

BSEL DVI_DSEL

15 14

BSEL/SCL DSEL/SDA

3 DSS_ACBIAS 3 DSS_VSYNC 3 DSS_HSYNC

DVI_DEN 11 10 DVI_VSYNC 10 10 10 DVI_HSYNC 12 DVI_PUP

R95 R96 R97

DC_5V

C157 0.1uF,10V

8.06K_1%_0603

9 10

U5B SN74LVC2G07DBVR 4

C156 0.1uF,10V

10K 10K 1K 10K

1 33 12 29 23 18

R85

RP4F 6 RP4G 7 RP4E 5

R93 R94

C154 0.1uF,10V DVI_DVDD C155 0.1uF,10V

R84 8.45K_1%_0603

RP4H 8

R90 R91

C153 0.1uF,10V

VIO_1V8

3 DSS_PCLK

AUX_3V3

C152 0.1uF,10V

TVDD

RES_0_0402,DNI RES_0_0402,DNI RES_0_0402,DNI

DK3 DK2 DK1

6 7 8

DK3 DK2 DK1

P12 TXD2TXD2+

TFP410

TXD2TXD2+

30 31

3 1 2

MTG1

MTG1

6 4 5

MTG2 DAT1DAT1+ DAT1_S MTG3

MTG2

18 17 19 9 7 8

+5V MTG4 DDC/CEC GND HPLG DAT0DAT0+ DAT0_S

MTG4

11 10 12

CLK_S CLK+ CLK-

13 14

15 16 TXD1TXD1+

27 28

HTPLG TXD0TXD0+

9 24 25

TXC+ TXC-

22 21

TXD1TXD1+ AUX_3V3 DVI_+5v HTPLG R86

10K TXD0TXD0+

TXC+ TXCAUX_3V3 TVDD R88 R87 510 1K

TFADJ DKEN RSVD2 NC

19 35 34 49

MSEN

11

DAT2DAT2+ DAT2_S SCL SDA

MTG3

C

CEC NC

CONN_HDMI

R89

DVI-D Interface

VIO_1V8 4.7K

TFADJ DKEN

R92 4.7K

410_NC MSEN

B

PGND TP

8 7 6 5 4 3 1 2

L9

DVDD DVDD DVDD TVDD TVDD PVDD

16 10 15 10 14 10 13 10 12 10 11 10 10 10 9 10 16 10 15 10 14 10 13 10 12 10 11 10 10 10 9 10 16 10 15 10 14 10 13 10 9 10 10 10 11 10 12 10 13 10 14 10 16 10 15 10

On the processor, there is a shift in the location of DSS0-5 and DSS18-23 that is required in order to run at the maximum frequency on the DSS interface. The naming of the signals take into account this shift. If there is a need to revert back to the standard configuration, remove RP7 and RP2 and install RP1 and RP5.

2 FERRITE, MMZ1608R301A

DVI_PVDD

17 65

RED

DSS_D0 DSS_D1 DSS_D2 DSS_D3 DSS_D4 DSS_D5 DSS_D6 DSS_D7 DSS_D8 DSS_D9 DSS_D10 DSS_D11 DSS_D12 DSS_D13 DSS_D14 DSS_D15 DSS_D16 DSS_D17 DSS_D18 DSS_D19 DSS_D20 DSS_D21 DSS_D22 DSS_D23

10 10 10 10 10 10 10 10

1

TGND TGND TGND DGND DGND DGND

GREEN

3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 4 4 4 4 4 4

RP2A 1 RP2B 2 RP2C 3 RP2D 4 RP2E 5 RP2F 6 RP2G 7 RP2H 8 RP3A 1 RP3B 2 RP3C 3 RP3D 4 RP3E 5 RP3F 6 RP3G 7 RP3H 8 RP4A 1 RP4B 2 RP4C 3 RP4D 4 RP7H RP7G RP7F RP7E RP7D RP7C RP7A RP7B

10 9 11 12 13 14 15 16

L8

26 32 20 16 48 64

24BIT MODE ONLY

REFER TO THE PROCESSOR TECHNICAL REFERENCE MANUAL FOR OTHER MODES

C

BLUE

DSS_DX0 DSS_DX1 DSS_DX2 DSS_DX3 DSS_DX4 DSS_DX5

7 8 6 5 4 3 2 1

2 FERRITE, MMZ1608R301A

DVI_VREF

3 3 3 3 3 3

D

RP1G RP1H RP1F RP1E RP1D RP1C RP1B RP1A

1

R43 10K VIO_1V8

C158 0.1uF,10V

C159 0.1uF,10V VIO_1V8 DC_5V

A

DVI_DATA0 DVI_DATA2 DVI_DATA4 DVI_DATA10 DVI_DATA14 DVI_DATA22 DVI_DATA11 DVI_PUP *3.3V

P11 2 4 6 8 10 12 14 16 18 20

1 3 5 7 9 11 13 15 17 19

DVI_DATA1 DVI_DATA3 DVI_DATA5 DVI_DATA12 DVI_DATA23 DVI_DATA19 I2C3_SDA DVI_VSYNC

HDR 10X2_1.27mm

P13 DVI_DATA21 DVI_DATA18 DVI_DATA16 DVI_DATA13 I2C3_SCL DVI_CLK+ DVI_HSYNC

2 4 6 8 10 12 14 16 18 20

1 3 5 7 9 11 13 15 17 19

4 4

I2C3_SCL I2C3_SDA

I2C3_SCL I2C3_SDA

DVI_DATA20 DVI_DATA17 DVI_DATA15 DVI_DATA7 DVI_DATA8 DVI_DATA9 DVI_DATA6 DVI_DEN

3 5 4 6

VCCA A1 A2 OE

VCCB B1 B2 GND

7Internal 10K Pullups. 8 1 2

DDC_I2C3_SCL DDC_I2C3_SDA

TXS0102DCU

DDC I2C Interface A

Title

HDR 10X2_1.27mm nUSB_PWR

LCD RGB Interface 5

U12

EXP_VDD

DC_5V

Size

2

B Date: 4

3

2

BeagleBoard-xM DVI-D, LCD EXPANSION Document Number

400-5100-001 Friday, December 17, 2010

Rev C Sheet 1

9

of

10

5

4

3

2

1

USB_1V8 TP6 R98 0,0603

D

0.1uF,10V

48 62

VDD18CORE VDD18CORE VDD18ETHPLL VDD18USBPLL

0.1uF,10V,DNI

VSS(FLAG)

65

Upstream C169

HUB_3V3

100K HUB_VBUS 11

R101

VBUS_DET

USBDP0

4.7uF,6.3V,0603 C197

R109

USRBIAS

63

C196

USBDM0

USBRBIAS

59

USBDP0

58

USBDM0

1 2 14

USBDM2 USBDP2 EN1_OC1

3 4 16

USBDM3 USBDP3 EN2_OC2

C163 +

100UF

100UF

0.1uF,10V12K,1%

1uF,10V

Downstream C

USBDM2 USBDP2 PRTCTL2

VIO_1V8 DC_5V_USB

U16_FB

R111 56.2K,1% R113 32.4K,1%

5

TL1963A NCP349MNAE

4.7uF,6.3V,0603

GRN

USBDM4 USBDP4 PRTCTL4

D14 LTST-C190GKT

USBLED_R

USB ACTIVE

USBDM5 USBDP5 PRTCTL5

26

EEDI

EEDO EECS EECLK

EEPROM

HUB_3V3

330

6 7 17

USBDM4 USBDP4 EN3_OC3

8 9 18

USBDM5 USBDP5 EN4_OC4

VBUS3 USBDM_3 USBDP_3 VBUS4 USBDM_4 USBDP_4 HUB_3V3A

25 24 23

Ethernet R63 HUB_EXRES50 12.4K,1%,0603

HUB_3V3

AUTOMDIX_EN

41

EXRES

RXP RXN TXP TXN

AUTOMDIX_EN

52 53

RXP RXN

55 56

TXP TXN

GPIO + Misc. 13 34 40 47

100K DNI

nHUB_RESET

12

C174

R156

U18B

0.1uF,10V

SN74LVC2G06DCKR

XI

61

XO

60

HUB_3V3 R112

R129 R128 R108

1M

R107 xtal2-216x60-hcm49

1 25.000MHz

10K HUB_nTRST28 10K HUB_TMS 29 10K HUB_TDI 30 31 10K HUB_TCK 32

TEST1 TEST2 TEST3 TEST4

nFDX_LED/GPIO0 nLNKA_LED/GPIO1 nSPD_LED/GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7

n_RESET

CLK24_EN

XO nTRST TMS TDI TDO TCK

nSPDR nLNKAR

C201

C202

100pF,DNI 100pF,DNI 100pF,DNI 100pF,DNI nLNKA nSPD

R104 R50

330 330

35 36 37 42 43

CLK24_OUT

44

11 12 9 10 15 16 17 18

C203

C

MH2 MH3 MH4

MH1 MH2 MH3 MH4

TCT TD+ TDRD+ RD- GND1 RCT GND2 YELC SHD1 YELA SHD2 GRNC GRNA GRN+ GRNYELYEL+

4 5 13 14

R119 0,1210

B

ETHER

TCT_RCT

HUB_3V3A

Clocks XI

20 21 22

MH1

P15

HUB_3V3

C200 HUB_3V3

R105

B

4

A1 A2 A3 A4 B1 B2 B3 B4

P16 USB-A Conn. VBUSA SHIELD DASHIELD DA+ GNDA SHIELD VBUSB DBSHIELD DB+ GNDB

3 1 2 7 8 6

CLK24_EN

10,1%

R118 10K

3

P14 USB-A Conn. VBUSA SHIELD DASHIELD DA+ GNDA SHIELD VBUSB DBSHIELD DB+ GNDB

6

R136

3 HUB_RESET

A1 A2 A3 A4 B1 B2 B3 B4

R106 10K

45

R117

GND1 ADJ

USBDM3 USBDP3 PRTCTL3

C177

R116

SHDN GND

4

R115

3

OUT

49.9,1%

1

3

IN

R114

FLAG

2

49.9,1%

EN

On powerup, USB Host circutry power is OFF.

5 4

49.9,1%

6 nUSBHOST_PWR_EN

OUT1 OUT0 GND

6

HUB_3V3

U16

IN0 IN1

VBUS2 USBDM_2 USBDP_2

R110

U32

7 1

VBUS1 USBDM_1 USBDP_1

49.9,1%

DC_IN

2

R130 10K

C170

C162 +

100UF

C173

C161 +

100UF

C172

C160 +

ESD_RING

C168 0.1uF,10V

C195

0.1uF,10V

HUB_3V3

VDD18ETHPLL VDD18USBPLL

C194

VDD18CORE15 38

L11 1 2 2.0 Amp/0.05 DCR

0.1uF,10V

C183

TPS2054BD

C193

C181

0.1uF,10V 0.1uF,10V 0.1uF,10V C182 C185

5 10 49 51 54 57 64

0.1uF,10V

C209

C180

VDD33A VDD33A VDD33A VDD33A VDD33A VDD33A VDD33A

C192

0.1uF,10V 4.7uF,6.3V,0603 C184 0.1uF,10V 10uF,CER,0805,6.3V 4.7uF,6.3V,0603

Power VDD33IO VDD33IO VDD33IO VDD33IO VDD33IO

0.1uF,10V

C167 0.1uF,10V

19 27 33 39 46

C191

R103 10K

C205

C165

0.1uF,10V

C206 C164

(QFN)

0

C176

R159

0.1uF,10V

USB_1V8 USB_1V8F

OUT1 OUT2 OUT3 OUT4 EN1 OC1 EN2 OC2 EN3 OC3 EN4 OC4 IN2

GND GND

U15

IN1

0.1uF,10V

C187 1uF,10V

C175

C186

HUB_3V3

3 4 7 8

0.1uF,10V

C190

4.7uF,6.3V,0603 0.1uF,10V USB33_VDD3.3

6

0.1uF,10V

HUB_3V3A L10 1 2 2.0 Amp/0.05 DCR

C171

HUB_3V3

0 8.06K_1%_0603

VBUS1 VBUS2 VBUS3 VBUS4

15 14 11 10 16 13 12 9

0.1uF,10V

R100 R102

U13

2

0.1uF,10V

USB33_ID USB33_RBIAS

10K,DNI

0.1uF,10V

3 USB2HS_nRST 4 USB2HS_CLK

VBUS DM DP ID RBIAS REFSEL0 REFSEL1 REFSEL2 VDD3.3 VDDIO VDD1.8_1 VDD1.8_0 CPEN VBAT NC GND

R99

C166

USB2HS_DAT0 USB2HS_DAT1 USB2HS_DAT2 USB2HS_DAT3 USB2HS_DAT4 USB2HS_DAT5 USB2HS_DAT6 USB2HS_DAT7

STP DIR NXT CLKOUT DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 SPK_R SPK_L RESETB REFCLK XO USB3320

USB33_VBUS

4.7uF,6.3V,0603

4 4 4 4 4 4 4 4

TESTPT1

USBDM0 USBDP0 DC_5V_USB

22 19 18 23 24 8 11 14 20 32 30 28 17 21 12 33

3320_NC

4 USB2HS_STP 4 USB2HS_DIR 4 USB2HS_NXT

U14

29 31 2 1 3 4 5 6 7 9 10 13 16 15 27 26 25

HUB_3V3

0,0603,DNI

1 5

R122

CLKOUT

D

TP7

TESTPT1

C198 0.022uF,10V

JTAG

LAN9514

2

qfn64-11x27-smsc

Y4 C178 33pF

C179 33pF

A

A

Title Size

BeagleBoard-xM USB HOST, HUB, ETHERNET Document Number

Rev C

400-5100-001 Date: Monday, January 03, 2011 C

5

4

3

2

Sheet 1

10 of 10

REV BY DESCRIPTION DATE CONTENTS SCHEMATIC PAGE PAGE ...

Jun 10, 2013 - DESCRIPTION. DATE. A. GC. 8/31/09. FEATURE CHANGES. 1. Added 4 port LS/FS/HS HUB to provide four USB Host ports. 2. Made connection for the 1.8V rail on the USB PHY to go to VAUX2. 3. Added camera connector that is compatible to the Leopard Imaging Camera modules. 4. Added power ...

343KB Sizes 2 Downloads 259 Views

Recommend Documents

Date Topic Overview Page # Date Topic Overview Page
Elasticity. Unit 2. -Elasticity of Demand. -Elasticity of Supply. 76-89. October 5. (19). Income Elasticity. Cross-Price Elasticity. Taxes. Unit 2. -Income and Cross ...

Contents Page 7.0 MONITORING, REPORTING AND ... - OECD.org
from current programmes and projects as well as the design of future ... web page on the UNDP ... successes and failures, best and worst practices - and future.

Contents Page 7.0 MONITORING, REPORTING AND ... - OECD.org
report in the database (i.e., CEDAB) to expand its repository of ...... management (financial disbursement, procurement, recruitment, training and performance.

Contents Page 7.0 MONITORING, REPORTING AND ... - OECD.org
intranet or Internet). See annex 7A for the complete text of the policies approved by the. UNDP Executive. 7.1.2. Coverage. Committee on 6 June. 1997. 1.

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 Page 9 ...
Professional Growth (20%). 1. Education (10%). > Doctoral Degree – 10 pts. > Complete Academic requirement for Doctoral Degree – 7 pts. > Master's Degree ...

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 Page 9 ...
content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print,.

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 Page 9 ...
8.33 - Alykhiyil risk - (3E)-n)3 systiss's co-sés iss-syss was live 3: 56 lu) is pi 19. (Jessio 1932) r x, Psy-sys - Sssy). -\ss-ny's to oreyss-sys) 3) Sys) -st; it S-P is 3) syst a yook fog \ is 33 sk y) { res's p R&g, ſtyles is is toys - systs S.

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 Page 9 ...
Page 1. Page 2. Page 3. Page 4. Page 5. Page 6. Page 7. Page 8. Page 9. Page 10. Page 11. Page 12. Page 13. Page 14. Page 15. Page 16. Page 17. Page 18 ...

Page 1 Page 2 Page 3
Page 1. Page 2. Page 3.

Page 1 Page 2
Page 1. Page 2.

Page 1 COMPLIANCE CALENDER Date PARTICULARS Income ...
10th of every month 1) Excise return (ER-1) for the preceeding month 2) ER-6 ... Assessee Firm is compulsoryiresident having foreign assets or accounts.

Page 1 / 2 Loading… Page 1 Page 2 of 2 ...
Sign in. Page. 1. /. 2. Loading… Page 1. Page 2 of 2. Eacb1567b148a94cb2dd5d612c7b769256279ca60_Q8633_R329927_D1856546.pdf. Eacb1567b148a94cb2dd5d612c7b769256279ca60_Q8633_R329927_D1856546.pdf. Open. Extract. Open with. Sign In. Main menu. Displayi

Page 1 Page 2 Page 3 Page 4 1999 2001 2002 20][03 ...
29states 9countries. " | 328 óéóns 29denominations. ~ UPR |NG 3946+ pastOrS& Church leaders. Page 10. 2013. Bi ~~~~. |he Red [DOS On the ** sets = ..." #", ...

Page 1 www.keralapscblog.com Page 2 www.keralapscblog.com ...
www.keralapscblog.com. Page 2. www.keralapscblog.com. Page 3. www.keralapscblog.com. Page 4. www.keralapscblog.com. Page 5. www.keralapscblog.