1

2

3

4

A

A

B

B

www.posedge.ir Posedge-One SPARTAN-6 FPGA Development Board Rev 1.2 SPARTAN-6 LX 9 FPGA On-Board USB-JTAG Programmer 512 KB SRAM Memory USB-FIFO Interface (Up to 10 MB/s transfer speed) 64 Mbit QSPI Flash 48 User I/O

C

C

D

D Title

Posedge-One SPARTAN-6 Development Board

Size:

A

Revision:1.2

Number:

Date: 10/21/2015 1

2

Sheet 1 of 6 3

www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan IRAN 4

1

2

3

4

POWER VCC1V2

A

A

COU3 LM1117DT-ADJ U3 3 PIU303

IN

OUT TAB

2 PIU302 4 PIU304

PIR202

GND

PIU301

PIC2801

1

COR2 R2

PIR201

220R/1%

VCC5V0

COC28 C28

PIC2702 PIC24.7uF/10V 802 PIC2701 +

COC27 C27 100nF

GND VCC3V3

B

COU4 U4 3 PIU403

3 2 1

IN GND

COC32 C32

+

PIC47uF/10V 3202

VCC5V0_USB

2 OUT PIU402 4 TAB PIU404

PIC30 2 PIC30 1

PIR402

PIU401

1

PIC3201

B

LM1117DT-3.3

PIC2901

COR4 R4

COC30 C30 100nF

220R/1% PIR401

COC29 C29

PIC3102 PIC24.7uF/10V 902 PIC3101 +

COC31 C31 100nF

VCC5V0

PIPWRSEL03 PIPWRSEL02 PIPWRSEL01

VCC5V0_EXT

COPWRSEL PWRSEL GND C

2 1

PIPWREXT02

C

VCC5V0_EXT#

PIPWREXT01

COPWREXT PWREXT

VCC5V0

GND

R6 COR6 PIR602

PIR601

1.2K

PIPWR02

GND

PIPWR01

COPWR PWR Green

D

D Title

Posedge-One SPARTAN-6 Development Board

Size:

A

Revision:1.2

Number:

Date: 10/21/2015 1

2

Sheet 2 of 6 3

www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan IRAN

Cannot open file D:\Projects\PosedgeO ne\trunk\pic\posedge _red.jpg

4

1

2

3

4

5

FPGA

6

VCC3V3 U1C

B

144 PIU10144

U1B SRAM_D4 SRAM_D5 IO_L1P_1 SRAM_D6 IO_L1N_VREF_1 SRAM_D7 IO_L32P_1 SRAM_OE# IO_L32N_1 SRAM_A15 IO_L33P_1 SRAM_A16 IO_L33N_1 SRAM_A17 IO_L34P_1 SRAM_A18 IO_L34N_1 FPGA_USER_PB IO_L40P_GCLK11_1 W2_A16 IO_L40N_GCLK10_1 W2_A15 IO_L41P_GCLK9_IRDY1_1 W2_A14 IO_L41N_GCLK8_1 W2_A13 IO_L42P_GCLK7_1 W2_A12 IO_L42N_GCLK6_TRDY1_1 W2_A11 IO_L43P_GCLK5_1 W2_A10 IO_L43N_GCLK4_1 W2_A9 IO_L45P_1 W2_A8 IO_L45N_1 W2_A7 IO_L46P_1 W2_A6 IO_L46N_1 W2_A5 IO_L47P_1 W2_A4 IO_L47N_1 W2_A3 IO_L74P_AWAKE_1 W2_A2 IO_L74N_DOUT_BUSY_1 W2_A1 XC6SLX9-2TQG144C

143 PIU10143 142 PIU10142

BANK 1

BANK 0

A

IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0

141 140

PIU10141 PIU10140

139 PIU10139 138 PIU10138 137 134 133 PIU10133 132 PIU10132 131 PIU10131 127 PIU10127 126 PIU10126 124 PIU10124 123 PIU10123 121 PIU10121 120 PIU10120 119 PIU10119 118 PIU10118 117 PIU10117 116 PIU10116 115 PIU10115 114 PIU10114 112 PIU10112 111 PIU10111 PIU10137 PIU10134

105 PIU10105 104 PIU10104

FT_D0 FT_D1 FT_D2 FT_D3 FT_D4 FT_D5 FT_D6 FT_D7 FT_RXF_N FT_TXE_N FT_RD_N FT_WR_N FT_SIWU W1_B1 W1_A1 W1_B2 W1_A2 W1_B3 W1_A3 W1_B4 W1_A4 W1_B5 W1_A5 W1_B6

102 101

PIU10102 PIU10101

100 PIU10100 99 PIU1099 98 97 95 PIU1095 94 PIU1094 93 PIU1093 92 PIU1092 88 PIU1088 87 PIU1087 85 PIU1085 84 PIU1084 83 PIU1083 82 PIU1082 81 PIU1081 80 PIU1080 79 PIU1079 78 PIU1078 75 PIU1075 74 PIU1074 PIU1098 PIU1097

IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2

BANK 2

COU1A COU1B COU1C COU1D COU1E COU1F COU1G U1A

70 PIU1070 69 PIU1069 67 PIU1067 66 PIU1066 65 64

PIU1065 PIU1064

62 PIU1062 61 PIU1061

FPGA_CCLK FPGA_M0

VCC3V3

FPGA_MISO1 FPGA_DIN FPGA_MISO2 FPGA_MISO3 FPGA_M1

122 PIU10122 VCCO_0 125 PIU10125 VCCO_0

Orange Nets are Clock pins which should be conneted to GCLK pins

135

PIU10135

103 PIU10103 76 PIU1076

60 59 W1_A7 58 PIU1058 W1_B8 57 PIU1057 W1_A8 56 GND PIU1056 W1_B9 55 PIU1055 W1_A9 51 PIU1051 W1_B10 50 FPGA_CLK PIU1050 48 PIU1048 W1_A10 47 PIU1047 W1_B11 46 VCC3V3 PIU1046 W1_A11 45 PIU1045 W1_B12 44 PIU1044 W1_A12 43 PIR701COR7 PIU1043 W1_B13 R7 41 PIU1041 W1_A13 4.7K 40 PIU1040 W1_B14 PIR702 39 FPGA_INIT_B PIU1039 38 FPGA_CSO_B PIU1038 PIU1060

VCC3V3 U1F

W1_A6 W1_B7

86

Blue Nets are config pins with fixed position

PIU1059

PIU1086

VCCO_0 VCCO_1 VCCO_1 VCCO_1

42 VCCO_2 63 PIU1063 VCCO_2 PIU1042

18 31 4

PIU1018

Red Nets are GPIO and could be place on any GPIO pin of the FPGA

PIU1031 PIU104

129 VCCAUX PIU10129 20 VCCAUX PIU1020 36 PIU1036 VCCAUX 53 VCCAUX PIU1053 90 VCCAUX PIU1090 VCC1V2 128 VCCINT PIU10128 19 VCCINT PIU1019 28 VCCINT PIU1028 52 VCCINT PIU1052 89 VCCINT PIU1089

VCCO_3 VCCO_3 VCCO_3

A U1G 108 PIU10108

GND 113 PIU10113 GND 13 PIU1013 GND 130 PIU10130 GND 136 PIU10136 GND 25 PIU1025 GND 3 PIU103 GND

49 PIU1049

GND GND GND GND GND GND

54 PIU1054 68 77 91 96 PIU1096 PIU1068 PIU1077 PIU1091

XC6SLX9-2TQG144C GND

GND

XC6SLX9-2TQG144C

VCC1V2

VCC1V2

PIC1 C1C02OC1

PC2 ICOC2 C202

PC3 ICOC3 C302

PIC4 C4C02OC4

PI4.7uF C101

P4.7uF IC201

P4.7uF IC301

PI470nF C401

XC6SLX9-2TQG144C

B

XC6SLX9-2TQG144C GND

GND

VCCINT

VCC3V3 U1D

VCC3V3

BANK 3

35 IO_L1P_3 PIU1035 34 IO_L1N_VREF_3 PIU1034 33 IO_L2P_3 PIU1033 32 IO_L2N_3 PIU1032 30 IO_L36P_3 PIU1030 29 IO_L36N_3 PIU1029 27 IO_L37P_3 PIU1027 26 IO_L37N_3 PIU1026 24 IO_L41P_GCLK27_3 PIU1024 23 IO_L41N_GCLK26_3 PIU1023 22 IO_L42P_GCLK25_TRDY2_3 PIU1022 21 IO_L42N_GCLK24_3 PIU1021 17 IO_L43P_GCLK23_3 PIU1017 16 IO_L43N_GCLK22_IRDY2_3 PIU1016 15 IO_L44P_GCLK21_3 PIU1015 14 IO_L44N_GCLK20_3 PIU1014 12 IO_L49P_3 PIU1012 11 IO_L49N_3 PIU1011 10 IO_L50P_3 PIU1010 9 IO_L50N_3 PIU109 8 IO_L51P_3 PIU108 7 IO_L51N_3 PIU107 6 IO_L52P_3 PIU106 5 IO_L52N_3 PIU105 2 IO_L83P_3 PIU102 1 IO_L83N_VREF_3 PIU101

C

VCC3V3

W1_A14 W1_B15 W1_A15 W1_B16 W1_A16 SRAM_A9 SRAM_A8 SRAM_A7 SRAM_A6 SRAM_A5 SRAM_WE# SRAM_D3 SRAM_D2 SRAM_D1 SRAM_D0 SRAM_CE# SRAM_A4 SRAM_A3 SRAM_A2 SRAM_A1 SRAM_A0 SRAM_A10 SRAM_A11 SRAM_A12 SRAM_A13 SRAM_A14

PIR210R21 2COR21

net class i

RA1A CORA1A CORA1B CORA1C CORA1D PIRA108 RA1C PIRA106 RA1B PIRA107 RA1D

FT_TCK FT_TDO FT_TDI FT_TMS

22R PIRA101 22R PIRA103 22R PIRA102 22R

PIRA105

PIRA104

PIC25C0C25 2OC25 PIC2504.7uF 1

2

PIC26CC26 02OC26 PIC26100nF 01

PIU202

GND OUT

PIC7 C7COC702 PI470nF C701

PIC8 C8COC802 PI4.7uF C801

GND

PC9 ICOC9 C902 P470nF IC901

PIC10 C10C2OC10 PI470nF C10 1

PIC100nF 5101

PIS101

VCC3V3

VCC3V3

4 3

PIU203

FPGA_CLK

PILED201

CB3LV

PIC1 02

PIC1202

COC13 C13

PIC1302

COC14 C14

PIC1402

COC15 C15

PIC1502

PIC16 C16C02OC16

P4.7uF IC1 01

PI470nF C1201

PI470nF C1301

PI4.7uF C1401

P470nF IC1501

PI470nF C1601

U1E 71

PIU1071

LED2 COLED2 DONE

GND FT_TCK FT_TDI FT_TDO FT_TMS

37 73

PIU1037 PIU1073

CORA3A CORA3B CORA3C CORA3D RA3A

PIRA308

22R 22R 22R PIRA303 22R

RA3B PIRA307 RA3C PIRA306 RA3D

PIRA301

PIRA305

PIRA304

PIRA302

DONE_2 PROGRAM_B_2 SUSPEND

PIR301R3

PIR2302

PIR302

COR23 4.7K

FPGA_CSO_B 1

PIU701

TCK 109 PIU10109 TCK TDI PIU10110 110 TDI TDOPIU10106 106 TDO TMS 107 PIU10107 TMS 72

GND

GND

CMPCS_B_2

S

GND

BANK 3 VCC3V3

VCC3V3 VCC PIU708

GND

VCC3V3

PICC50 50C2OC50 PIC100nF 50 1

4

PIU704

PICC17 17C02OC17

PICC18 18C02OC18

PIC19 CCOC19 1902

PC20 ICCOC20 20 2

PC21 ICCOC21 2102

PIC22 C2COC22 02

PIC23 C23C02OC23

PIC24 C24C02OC24

PIC4.7uF 1701

PIC4.7uF 1801

PI4.7uF C1901

P4.7uF IC20 1

P4.7uF IC2101

PI4.7uF C2 01

PI4.7uF C2301

PI470nF C2401

GND

GND

VCCAUX

GND GND

Decoupling according to UG393

Configuration Memory D

XC6SLX9-2TQG144C

Title Posedge-One SPARTAN-6 FPGA development Board Size: B

Number:

Date: 10/21/2015 3

C

8

W25QXX

FPGA Configuration Pins

2

GND

VCC3V3

U7 COU7 FPGA_CCLK 6 PIU706 C COR3 FPGA_DIN 5 PIU705 DQ0 4.7K FPGA_MISO1 2 PIU702 DQ1 FPGA_MISO2 3 PIU703 W/VPP/DQ2 FPGA_MISO3 7 PIU707 HOLD/DQ3

PIR2301R23

VCC3V3

COC12 C12

VCC3V3 VCC3V3

PIU1072

Oscillator

VCC3V3

COC11 C11

BANK 2

PIR20 2R20 COR20

GND

BANK 1

GND

PIU204

GND

BANK 0

Configuration Push Button

D

1

PC6 ICOC6 C602 P470nF IC601

GND

PICC51 5COC51 102

COS1 S1 PROG On/Off

VCC3V3

U2 COU2 VDD

PIX301 1 PIX302 2 PC4_TMSPIX303 3 PC4_TDOPIX304 4 PC4_TDI PIX305 5 PC4_TCK PIX306 6

PC4_TCK PC4_TDO PC4_TDI PC4_TMS

JTAG Connector

FPGA_PROG_B

E/D

PIS102

GND

PILED202 1

VCC3V3

FPGA_PROG_B X3 COX3

JTAG HEADER

VCC3V3 PIU201

VCC3V3

VCC3V3

FPGA_DONE

PIFB102

GND

PIR34.7K 601 PIR34.7K 701

PIR20 1

600R, 0.5A

PIR2101

COR37 PIR3R36 6C02OR36 PIR3R37 702

330R

FB1 COFB1

PC5 ICOC5 C502 P4.7uF IC501

4.7K

XC6SLX9-2TQG144C

PIFB101

VCC3V3

ClassName: FT_JTAG

4

Revision:1.2 Sheet 3 of 6

5

www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan IRAN 6

1

2

3

4

SRAM A

A

COU8A COU8B U8A 3 PIU803 A0 4 PIU804 A1 5 PIU805 A2 6 PIU806 A3 7 PIU807 A4 16 PIU8016 A5 17 PIU8017 A6 18 PIU8018 A7 19 PIU8019 A8 20 PIU8020 A9 26 PIU8026 A10 27 PIU8027 A11 28 PIU8028 A12 29 PIU8029 A13 30 PIU8030 A14 38 PIU8038 A15 39 PIU8039 A16 40 PIU8040 A17 41 PIU8041 A18

net class i ClassName: SRAM_ADD

B

SRAM_A0 SRAM_A1 SRAM_A2 SRAM_A3 SRAM_A4 SRAM_A5 SRAM_A6 SRAM_A7 SRAM_A8 SRAM_A9 SRAM_A10 SRAM_A11 SRAM_A12 SRAM_A13 SRAM_A14 SRAM_A15 SRAM_A16 SRAM_A17 SRAM_A18 VCC3V3

11 33

PIU8011 PIU8033

VDD VDD

i net class I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7

9 PIU809 10 PIU8010 13 PIU8013 14 PIU8014 31 PIU8031 32 PIU8032 35 PIU8035 36 PIU8036

SRAM_D0 SRAM_D1 SRAM_D2 SRAM_D3 SRAM_D4 SRAM_D5 SRAM_D6 SRAM_D7

ClassName: SRAM_DATA

VCC3V3 ClassName: SRAM_CTR net class i

PIR10 2 COR10 R10

B

PIR4.7K 10 1 8 CE PIU808 15 WE PIU8015 37 OE PIU8037 GND GND

SRAM_CE# SRAM_WE# SRAM_OE#

12 34

PIU8012 PIU8034

IS61WV5128BLL-10TI GND U8B 1 NC 2 PIU802 NC 21 PIU8021 NC 22 PIU8022 NC 23 PIU8023 NC PIU801

C

NC NC NC NC NC

24 25 42 PIU8042 43 PIU8043 44 PIU8044 PIU8024 PIU8025

C

IS61WV5128BLL-10TI

D

D Title

Posedge-One SPARTAN-6 Development Board

Size:

A

Revision:1.2

Number:

Date: 10/21/2015 1

2

Sheet 4 of 6 3

www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan IRAN

Cannot open file D:\Projects\PosedgeO ne\trunk\pic\posedge _red.jpg

4

1

2

3

4

GPIO ClassName: WING1 net class i

A

A

COW1A COW1B W1A W1_A1 W1_A2 W1_A3 W1_A4 W1_A5 W1_A6 W1_A7 W1_A8 W1_A9 W1_A10 W1_A11 W1_A12 W1_A13 W1_A14 W1_A15 W1_A16

B

A1 PIW10A1 A2 PIW10A2 A3 PIW10A3 A4 PIW10A4 A5 PIW10A5 A6 PIW10A6 A7 PIW10A7 A8 PIW10A8 A9 PIW10A9 A10 PIW10A10 A11 PIW10A11 A12 PIW10A12 A13 PIW10A13 A14 PIW10A14 A15 PIW10A15 A16 PIW10A16

W1B B1 PIW10B1 B2 PIW10B2 B3 PIW10B3 B4 PIW10B4 B5 PIW10B5 B6 PIW10B6 B7 PIW10B7 B8 PIW10B8 B9 PIW10B9 B10 PIW10B10 B11 PIW10B11 B12 PIW10B12 B13 PIW10B13 B14 PIW10B14 B15 PIW10B15 B16 PIW10B16

W1_B1 W1_B2 W1_B3 W1_B4 W1_B5 W1_B6 W1_B7 W1_B8 W1_B9 W1_B10 W1_B11 W1_B12 W1_B13 W1_B14 W1_B15 W1_B16

P1 PIW10P1 GND@P1 P2 PIW10P2 2V5@P2 P3 PIW10P3 3V3@P3 P4 PIW10P4 5V0@P4

GND VCC3V3 VCC5V0

P5 5V0@P5 PIW10P5 P6 3V3@P6 PIW10P6 P7 2V5@P7 PIW10P7 P8 GND@P8 PIW10P8

VCC3V3 VCC5V0

COW2 W2

C

W2_A16 W2_A15 W2_A14 W2_A13 W2_A12 W2_A11 W2_A10 W2_A9 W2_A8 W2_A7 W2_A6 W2_A5 W2_A4 W2_A3 W2_A2 W2_A1

PIW20A1

PIR240R24 2COR24

VCC5V0 VCC3V3

4.7K

PIR2401

GND

P9 PIW10P9 GND@P9 P10 PIW10P10 2V5@P10 P11 PIW10P11 3V3@P11 P12 PIW10P12 5V0@P12

GND

FPGA_USER_PB

PIS202 P13 5V0@P13 PIW10P13 P14 3V3@P14 PIW10P14 P15 2V5@P15 PIW10P15 P16 GND@P16 PIW10P16

WING32

A16 PIW20A16 A15 PIW20A15 A14 PIW20A14 A13 PIW20A13 A12 PIW20A12 A11 PIW20A11 A10 PIW20A10 A9 PIW20A9 A8 PIW20A8 A7 PIW20A7 A6 PIW20A6 A5 PIW20A5 A4 PIW20A4 A3 PIW20A3 A2 PIW20A2 A1

VCC3V3

COS2 S2 USER PB On/Off

VCC5V0 VCC3V3

PICC52 52COC52 02 PIC100nF 5201

PIS201 B

GND

WING32

GND

i net class ClassName: WING2

P8 P7 P6 PIW20P6 P5

VCC5V0 VCC3V3

P4 P3 P2 PIW20P2 P1

VCC5V0 VCC3V3

5V0

PIW20P8

3V3

PIW20P7

2V5 GND

PIW20P5

5V0

PIW20P4

3V3

PIW20P3

2V5 GND

PIW20P1

User Push Button

GND

C

GND

WING16

PIMH10

PIMH201

PIMH301

PIMH401

MH1 COMH1

MH2 COMH2

MH3 COMH3

MH4 COMH4

D

D Title

Posedge-One SPARTAN-6 Development Board

Size:

A

Revision:1.2

Number:

Date: 10/21/2015 1

2

Sheet 5 of 6 3

www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan IRAN

Cannot open file D:\Projects\PosedgeO ne\trunk\pic\posedge _red.jpg

4

1

2

3

4

5

6

USB-JTAG VCORE

VCC3V3

VPHY VPLL VCORE

VCC3V3

A

A

49

PIU5049

9 8 6

PIC3C33 C02 OC33 PIJ209 PIJ208 PIJ206

VREGIN VREGOUT

20 31 42 56

VCCIO VCCIO VCCIO VCCIO

50 PIU5050

VPHY VPLL VCORE VCORE VCORE

4 9 12 37 64

PIU504 PIU509 PIU5012 PIU5037 PIU5064 PIU502 PIU5031 PIU5042 PIU50 6

PICC34 3402 PIC3C35 5C02OC35 COC34

PIC34.7uF 01 PIC100nF 3401 PIC3100nF 501

5V D-

PIJ202

D+

PIJ203

ID

1

PIJ201

PIJ204

G

PIJ205

2

VCC5V0_USB

GND

USB_D_N USB_D_P

4 5

1.2K

R13 COR13 PIR1301

VCC3V3

14

PIR1302

PIU5014

6

GND

PIU506

11 10 7

8 PIU608

PIR1802 R19 COR19

4

Q

PIU604

DU

PIU607

PIR1902

PIR1901

7

PIY101 PIY102

M93C56MN1 GND

PIC3702

GND

GND

PIC3701 VCC3V3

COC37 C37 27pF

PIC3802 PIC3801

13

PIU5013

OSCO TEST

COC38 C38 27pF

PIFB202

GND

600R, 0.5A

PIC3902

PIC3901

C39 COC39 4.7uF

PIU5053

R1 COR1 PIR101

4.7K

DNP

VCC3V3

PIR102

PITP101

TP1 COTP1

PITP201

COTP2 TP2

GND

GND

C

C2 OC40 PIC40C40

PIC40100nF 1 GND

PICC41 4COC41 102

VCC3V3

PICC42 42C02OC42

PIC43 CCOC43 4302

PIC44 CCOC44 4 02

PICC45 4COC45 502

PICC46 46C02OC46

PIC47 CCOC47 4702

VPHY

FB3 COFB3 PIFB301

B

FT_RXF_N FT_TXE_N FT_RD_N FT_WR_N FT_SIWU

PIU5052

PIU501 PIU501 PIU50 PIU501 PIU5015 PIU5025 PIU5035 PIU5047 PIU50 1

VCORE GND VCC3V3

ClassName: FT_FIFO

VPLL

COFB2 FB2 PIFB201

C

FT_OSCO 3 PIU503

12.0000 MHz

PWREN# SUSPEND#

PIU5060

COY1 Y1

GND

PWRSAV#

PWREN# SUSPEND#

FT_OSCI PIU502 2 OSCI

EEDATA

60 36 PIU5036

PIU5048

2.2K

FT_D0 FT_D1 FT_D2 FT_D3 FT_D4 FT_D5 FT_D6 FT_D7

48 52 53 54 PIU5054 55 PIU5055 57 PIU5057 58 PIU5058 59 PIU5059

BCBUS0 BCBUS1 BCBUS2 BCBUS3 BCBUS4 BCBUS5 BCBUS6 BCBUS7

4.7K

AGND GND GND GND GND GND GND GND GND

5

PIU605

VCC

4.7K

4.7K 1 PIU601 CS 6 PIU606 ORG EEDATA 3 PIU603 D EECLKPIU602 2 SCL

EECS 63 PIU5063 EECS EECLK 62 PIU5062 EECLK EEDATA PIU5061 61 EEDATA

PIR1801R18 COR18

COU6 U6

GND

PIR1601 PIR1701

VCC3V3 VCC3V3

EECS

COR16 R16

ClassName: FT_JTAG

i net class

38 BDBUS0 PIU5038 39 BDBUS1 PIU5039 40 BDBUS2 PIU5040 41 BDBUS3 PIU5041 43 BDBUS4 PIU5043 44 BDBUS5 PIU5044 45 PIU5045 BDBUS6 46 BDBUS7 PIU5046

PIR1401

PIR1602 PIR1702 COR17 R17

PIC36100nF 01

REF

12K/1%

VCC3V3

B

PIC3COC36 6C36 02

RESET#

PIR140R14 2COR14

PIJ201 PIJ2010 PIJ207

FT_TCK FT_TDI FT_TDO FT_TMS

26 ACBUS0 PIU5026 27 ACBUS1 PIU5027 28 PIU5028 ACBUS2 29 ACBUS3 PIU5029 30 ACBUS4 PIU5030 32 PIU5032 ACBUS5 33 ACBUS6 PIU5033 34 ACBUS7 PIU5034

7

PIU507 DM 8 PIU508 DP

3

i net class

10 1 5 11 15 25 35 47 51

USB MICRO DIP

COJ2 J2

COU5 U5 FT2232HL-Reel 16 ADBUS0 PIU5016 17 ADBUS1 PIU5017 18 ADBUS2 PIU5018 19 ADBUS3 PIU5019 21 PIU5021 ADBUS4 22 ADBUS5 PIU5022 23 ADBUS6 PIU5023 24 ADBUS7 PIU5024

PIC100nF 4101 PIC100nF 4201 PI100nF C4301

PIFB302

PI100nF C4 01 PIC100nF 4501 PIC100nF 4601 PI100nF C4701

600R, 0.5A

PIC4802 PIC4801

C48 COC48 4.7uF

GND

C02 OC49 PIC49C49

GND

GND

PIC49100nF 01 GND

D

D

Title Posedge-One SPARTAN-6 FPGA development Board Size: B

Number:

Date: 10/21/2015 1

2

3

4

Revision:1.2 Sheet 6 of 6

5

www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan IRAN 6

New Output

Oct 21, 2015 - Rayan-Sanat Tech. Isfahan Science and. Technology Town, Isfahan. IRAN. 6. Posedge-One SPARTAN-6 FPGA development Board. 1.2. 10/21/2015. Title. Size: Number: Date: Revision: Sheet of. B. GND. 2. E/D. 1. OUT. 3. VDD. 4. U2. CB3LV. VCC3V3. FPGA_CLK. GND. VCCINT. VCC1V2. GND. VCC1V2.

559KB Sizes 2 Downloads 307 Views

Recommend Documents

New Output - GitHub
Aug 29, 2016 - SPI 0 FS0LS. SPI 0 FS1LS. SPI 0 FS2LS. SPI 0 CLKLS. SPI 0 MOSILS. SPI 0 MISOLS. I2C 1 SDALS. I2C 1 SCLLS. I2C 2 SDALS. I2C 2 SCLLS.

New Output - GitHub
Sep 12, 2015 - USB-FIFO Interface (Up to 10 MB/s transfer speed). 64 Mbit .... net class. ClassName: FT_JTAG. FPGA_CLK. 22R. RA2D. 22R. RA2B. 22R.

Output Bidding: A New Search Advertising Model ...
Jul 6, 2009 - make their content increasingly more relevant to a search engine, the provider can ..... computer network search engine. US Patent 6269361,.

New Pattern Input Output Pdf governmentadda.pdf
Whoops! There was a problem loading more pages. Retrying... Whoops! There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. New Pattern Input Output Pdf governmenta

Output file
Andy Wong Teck Ching, CFA (Lead) ○ +65 6531 9817 [email protected]. Eli Lee ○ +65 6531 9112 [email protected]. Key information.

R Graphics Output - GitHub
Why did I color them blue and red? Petal.Width. P etal.Length ... This blue sliver is the covariance. ...... is the ratio of the small rectangle to the big rectangle.

Power output apparatus, method of controlling power output apparatus ...
Oct 28, 1996 - 180/652. Field of Search . ... output from an engine to a crankshaft 56, and expressed as the product of its ... and the throttle valve position.

Output file
Apr 29, 2015 - ... or solicitation for the subscription, purchase or sale of the securities ... relate to the official business of OCBC Investment Research Pte Ltd, ...

R Graphics Output - GitHub
1.0. 1.5. −1.0. −0.5. 0.0. 0.5. 1.0. Significant features for level k3 versus other relative covariance(feature,t1) correlation(feature. ,t1) k3 other. M201.8017T217. M201.8017T476. M205.8387T251. M205.8398T264. M207.9308T206. M207.9308T311. M212

Output (normalized)
Polymer compositions for display mediums, and blue green red (BRG) display ..... spectra after excitation with a low energy pulse the emission spectra can be ...

Output file
Identified potential in sustainable development business. We recently visited Harbin City, China to gain insight into Green Build. Technology's (GBUT) ...

TrackMate Output
Mar 23, 2018 - 4 x 400 (1600 M) Relay. Shot Put. Discus. Long Jump. Triple Jump. High Jump. Incomplete Events. All events are complete... Panther Relays.

R Graphics Output - GitHub
Page 1. 0.00. 0.25. 0.50. 0.75. 1.00. Den−Dist−Pop. Index. Density−Distance−Population Index. By County, Compared to Median.

Output file
nose bumper should be approx- imately 1” above the player's eyebrows. Minor adjustments can be made by adjusting the inflation of the air liner. You can also make adjustments by trying different front sizers, crown pads or side pads. It is the inte

Output file
Group), a leading architectural firm in Singapore, and a 9.23-hectare waterfront land site ..... planning, urban design, civil & structural and mechanical & electrical engineering, interior design and project management services. Recent projects in .

Output file
26 Oct 2015 - Sources: Bloomberg, OIR estimates. Key financial highlights. Year Ended 31 Dec (S$m). FY13. FY14. FY15F. FY16F. Gross revenue. 160.1. 203.3. 218.0. 225.6. Property operating expenses. -57.0. -70.9. -77.3. -78.7. Net property income. 103

R Graphics Output - GitHub
1816 − Monroe. 1820 − Monroe. 1824 − Adams. 1828 − Jackson. 1832 − Jackson. 1836 − V an Buren. 1840 − Harrison. 1844 − P olk. 1848 − T a ylor. 1852 − ...

Recursion Output Input
Recursion. Output. Input. Page 2. void foo(string str). { printf(“%s\n”, str); foo(str);. } Recursion w/out a Base Case. Page 3. Factorial n! = n * (n - 1) * (n - 2) * … * 1 ...

Output file
na. 11.0. 11.8. DPU yield (%). 5.0. 5.3. 5.4. 5.5. P/NAV (x). 1.2. 1.1. 1.1. 1.2. ROE (%). 9.8. 10.1. 6.5. 6.8. Debt/Assets (%). 30.4. 32.1. 36.7. 35.9. Please refer to important disclosures at the back of this document. MCI (P) 005/06/2015 .... Chan

PubTeX output 2006.08.15:1526
Communicated by R. J. McEliece, Associate Editor for Coding Theory. ... classes and and with edge set .1 The size of is . The degree of a vertex ..... [Online]. Available: arXiv:math/0102210. [9] I. Reiman, “Über ein Problem von K. Zarankiewicz ..

Output file
8.9. 7.1. 7.4. 7.0. Please refer to important disclosures at the back of this document. MCI (P) 004/06/2014. MARKET CAP: USD 6.4B. AVG DAILY TURNOVER: USD 15M ... Capital expenditure. -750. -706. -1,600. -1,800. Net cash from investing activities. -4

R Graphics Output - GitHub
0.3. 0.4. 0.5. R2Y. Q2Y. −0.15. −0.05 0.00. 0.05. 0.10. 0.15. −0.1. 0.0. 0.1. 0.2. Loadings p1 (22%). pOrtho1 (22%). M201.8017T217. M239.0705T263. M241.0881T263. M212.1367T256. M212.0743T273. M207.9308T206. M235.0975T362. M236.1009T363. M221.08

R Graphics Output - GitHub
0.5. 1.0. Features for level high versus low relative covariance(feature,t1) correlation(feature. ,t1) high low. M201.8017T217. M201.8017T476. M203.7987T252. M203.7988T212. M205.8387T276. M205.8398T264. M205.839T273. M207.9308T206. M207.9308T302. M21