USO0RE41751E

(19) United States (12) Reissued Patent

(10) Patent Number:

Heishi et al. (54)

(45) Date of Reissued Patent:

INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION CODE

4,611,281 A 4,785,393 A 4,858,105 A

(75) Inventors: Taketo Heishi, Osaka (JP); Tetsuya _

-

,

Assignee: Panasonic Corporation, Osaka (JP)

(21) (22)

Appl. N0.: 10/720,030 Filed: Nov. 24, 2003

Relssue of:

an a e

5,452,461 A 5,488,710 A

* *

5,901,301 A

9/1995 Umekita et a1. ..... .. 717/149 1/1996 Sato etal. ................. .. 711/125

5/1999 Mt

03053325 03447021

3/1991 6/1991

JP

05-289870

11/1993

JP

09'026878

1/1997

6,324,639

Issued:

Nov. 27, 2001

Primary ExamineriEddie P Chan

Appl. No: Filed;

09/280,777 Mar, 29, 1999

Assistant Examineriwilliam B Partridge (74) Attorney, Agent, or FirmiMcDermott Will & Emery

(30)

LLP

Foreign Application Priority Data

(57) Mar. 30, 1998

(JP)

Apr. 8, 1998

58 (

t l.

* cited by examiner

(64) Patent N0.:

(52)

.

a Suo e a FOREIGN PATENT DOCUMENTS

JP JP

Related US. Patent Documents

zanfiersteglal' ~~~~~~~~~~~~ " 712/219

,

5,448,746 A * 9/1995 Eickemeyeretal. ...... .. 712/210

yofgo ’ “1° 1, a ayama’ yogo (JP), Kens‘lke Odam’KYOtO (JP)

(73)

Sep. 21, 2010

* 9/1986 Suko et a1. .................. .. 714/39 * 11/1988 Chu et a1. ....... .. 712/221 * 8/1989 Kuriyama et a1. . 712/235

i *

-

glanaki’llg0st; (1P1); $01?“ Hlgagl’

(51)

US RE41,751 E

.....

. . . ..

(JP) ......................................... .. 10-095647

Int CL G06F 9/30

(200601)

U 5 Cl

712/210 712/212 712/213

F,‘ I'd )

1e

S

"" 0

h

assl ca Ion earc

1. t.

?l f

ee app 10a Ion



’712/210

"""""""" " 712/213’

1 t

h h. t

e or Comp 6 e Seam

15 Dry‘

References Cited

(56)

ABSTRACT

10-083368

A processor can decode Short instructions With a Word

length equal to one unit ?eld and long instructions With a Word length equal to tWo unit ?elds. An opcode of each kind of instruction is arranged into the ?rst unit ?eld assigned to the instruction. The number of instructions to be executed by the processor in parallel is s. When the ratio of short to long instructions is s-1:1, the s-1 short instructions are assigned to

the ?rst unit ?eld to the s-ltA unit ?eld in the parallel execu tion code, and the long instruction is assigned to the s”’ unit ?eld to the s+k—1 th unit ?eld in the same P arallel execution

code.

U.S. PATENT DOCUMENTS 3,955,180 A

*

5/1976 Hiitle ........................ .. 703/26

50 Claims, 29 Drawing Sheets

SUPPLYING 20

32

EXECUTING UNIT

US. Patent

Sep. 21, 2010

Sheet 1 0129

US RE41,751 E

BACKGROUND ART FIG. 1A LONG INSTRUCTION

SHORT INSTRUCTION

I UNITI I UNIT2 | FIG. 1B UNIT 1

UNIT 2

UNIT 3

| UNITlO | UNITll guNI'rlz | UNIT 13 I UN1T14

UNIT 15

UNIT 16 E UNIT 17

mm 1

FIG. 1C UNITI

UNIT2 IUNIT3

PARALLEL

?ggglggg

dNIT4 | UNITS

UNITGI

LONG INSTRUCTION I LONG INSTRUCTION ILONG INSTRUCTION? UNIT? UNIT8 IUNIT9 IUNITIO UNl‘Tll I LONG INSTRUCTION ISHORT IIISIRUCIIONI LONG INSTRUCTION a UNITIZ UNIT13 | UNIT14 UNITIS I UNI'I‘I6 | LONG INSTRUCTION I LONG INSTRUCTION IIIIORTIIISIRIICIDNE UNIT 17 I UNIT 18 UNIT 19 UNIT 20 UNIT 21 I SHIRTI‘ISIRUCIIUI LONG INSTRUCTION LONG INSTRUCTION

UNIT 22

UNIT 23 I UNIT 24 I UNIT25

LONG INSTRUCTION SHORT INSIIIUCIIOII ‘HUIII’IIIIIICIII-‘I

UNIT 26 UNIT 27 I UNIT 28 UNIT 29 SHORTINIIIIUCIIIII SHOII’I INSIRII'II LONG INSTRUCTION

UNIT 30 UNIT31 UNIT 32 I UNIT 33 ISHORIIIIIRUCIION LONG INSTRUCTION 'IIOIIIIIIIIIICIIII

US. Patent

Sep. 21, 2010

Sheet 2 0f 29

US RE41,751 E

EZQBDmE Q2

onm,DEmZDO

“w5é28g¢d

m.575

v.575

PQZDMOU<

0 Mk _ EU

M Q58%UEmgagw
N.65

2053

95; maou 9mman“

ZOEHDMUPNWQ

QZ5OUmEw MNQOU M

US. Patent

Sep. 21, 2010

FIG. 3A

Sheet 3 0f 29

US RE41,751 E

BACKGROUND ART I} UNIT Q [IEUE 50

UNIT 1

UNIT 2

UNIT 3

REGISTER B

INSTRUCTION REGISTER

INSTRUCI'IO DECODER

-

I

u

a

u

-

r c n I I p n a I Q u u o q

p

o w a

u

a o Q p Q u - v - a

I

n I o

'

TO THE

INSTRUCTION 54a

FIG. 3B

54b

CONTROL UNIT

BACKGROUND ART

EUNITI EUNITZ 5 UNIT3 snom mucnwlsammmucnoul

LONG INSTRUCTION I?uoxrmsmumou '|

US. Patent

Sep. 21, 2010

Sheet 4 0f 29

US RE41,751 E

FIG. 4

IA ills ID BUS I 32

INSTRUCTION SUPPLYING

+64 1! #21

IISSUING UNIT ,J22

, INSTRUCTION _, INSTRUCTION

FETCH UNIT

BUFFER

I INSTRUCTION REGISTER F123

I

INSTRUCTION [SSUING

]L_

1/

\l/ FIRST

L

1/

33 scouu

34

D

l

{,DECQDING UNIT 35

891W“ /msmucn@g ?usmucnouk msmucnouk \ /l 31

) DBCODER

msconen DECODER INSTRUCTION DECODER

'

1

EIecuIIoNcoIImoIuNII

i

32

EXECUTING UNIT

3.12M L3 BUS ,32 48 R2 BUS

73322

Lg EUs

A

,

-

R1 QUS I32 A

Y

Ll BUS/32 +A 4

2\

43

\

\REGISTER Flkg'l‘

PC UNI-re FILE

R0-R3I

\

CALCUMTING UNIT

Dwx

,32 1/ \44 ' 32

.?él?x

ecown V

THIRD Y

‘ AIJCULATING

CALCULA'HNG

UNIT

nwx‘

UNIT

\45 A v

M

so

AA

0A BUS OD BUS

\46

40

US. Patent

Sep. 21, 2010

Sheet 5 0f 29

US RE41,751 E

FIG. 5A SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION

FETCH UNITTO THE INSTRUCTION BUFFER

UNITI

um'rz

UNIT3

UNIT 4

UNIT 5

UNIT 6

UNIT 7

8

UNIT 9

UNIT 10

UNIT 11

UNIT I2

FIG. 5B SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION BUFFER TO THE INSTRUCTION REGISTER UNIT 1

UNIT 2

UNIT 3

UNIT 4

UNITS

UNIT6

UNIT?

UNIT8

UNIT9 UNIT 10 E UNITII i UNITI2 E FIG. 5C ISSUING OF INSTRUCTIONS FROM THE INSTRUCTION REGISTER TO THE INSTRUCTION DECODER

(IN UNITS OF PARALLEL EXECUTION CODES)

I UNITl lumrz E umrs

UNIT4

UNITS

I UNIT? E

UNITS

UNIT9 I UNIT 10 a

um'ru UNlTlZ a

UNIT6

US. Patent

Sep. 21, 2010

Sheet 6 0f 29

US RE41,751 E

PARALLEL EXECUTION BOUNDARY INFORMATION f10 FORMAT INFORMATION 1°11 7 As

FIG. 6A

10 9

0 Opl 18

s4

Rd 109

0

Rs 54

0

FIG. 6B \ |o| Opl | Rd IimmSl 7

18

m2

0

FIG. 6C l |0| Op2| dspl3

I

2172'‘) F FIG. 6D 7

1

Op! 393736 3231

FIG. 6B

dsp2l 29

10p Rd 39

FIG. 6F

Rd

0

imm32 3130

Opl |

20 A

disp31

o

|

US. Patent

Sep. 21, 2010

Sheet 7 0f 29

ZNOEUDm aéa_.w_? w

_QZmEhUbDXS. | H=l|. _mOZEUDMP

mzqo?aj5uéEwxm A:E.5slIT1XMiv?N.l

US RE41,751 E

wqemnvg

.-2 _w‘ZOmEDM-PH ?gawa_Qmw?m

llIQi.U|l‘-Il'ul

_Z5QE%B Z_ .UEw

z3m té 3vEH52

.6z mi

US. Patent

Sep. 21, 2010

Sheet 11 0129

US RE41,751 E

@:25:0

5 E Q 6 R : 5 2 E ; % » . , ? :6T5h2g~E.52: 5E2£z5%é,4

5%NS,5

20% aE‘i‘\

5%EOE

IlIIn.I

-

OI0l\ll|I

% M + > >

2Q3mmEn0zr5oi"mc.a0s:%2.65 Z a O m v g E c = é o § “ a u _ m n u.

|I'\O

>zm2.og5um.x

E8;5728

zOwgmHqz

US. Patent

Sep. 21, 2010

Sheet 12 or 29

US RE41,751 E

28\5?$58M g 5Z2Q0E56.322E05% ‘I.Il|

NaZOEUnDMP;mZ~ ZA3¢E
ZOF
mOmQOZ
US. Patent

Sep. 21, 2010

Sheet 13 0f 29

US RE41,751 E

Em.\

. \2ZzQ6oE:c5u’Sa?Ema“mgu“
/ Q9 Q? m 1%5u2

“\.L.".:-Z?8m5-

zégw ?“28E -

a 3vzmé?..

mm3Qm9Ez\FouEmwo in$‘8. 5r

@2H05x26%8$9526

zoE0R9éz

. zo.? s wE

zo“?u5sm.h9é

US. Patent

Sep. 21, 2010

Sheet 14 or 29

US RE41,751 E

\$581

\2zo0é5:ga;<$m2§E506g2: \LM@52\7:5\§ m2.9 Q9 3923

izHocuEB8D?mNzH

.E9ZQE5BZE

.-Z.0m62- E25M.6028

zogw .?m“@808a ,

6%9E.:O

\ . .. .P

252

Q3.2mom5@0220 5

:.m"v2w?.oéz

3zm i

29.65

mvaomua

US. Patent

Sep. 21, 2010

Sheet 16 0129

US RE41,751 E

“\was:

Z5Q0E26:%?.L528%2“$ M55:532:_2.:5 .25U2E5%

.map $93

Z“OF5UCBDM-AHw9NmE

.\\m?m?

-.Em 2.63%.,”

-?wma.

9_, _ nas 255E

ZOCU.$=DM3P_mZ.H

mm99Em5m06g \9% \ \350 25

UZS.‘ohmOEmRHMQOZ

\1.:. . é?E2Ewrabu

75:8;

zcE0mPéz

US. Patent

Sep. 21, 2010

Sheet 17 0129

US RE41,751 E

E\8“

> >

20Z7¢56E:=;%2U53;%. F55$2:SE:06:2:_

39 $9 2an?nna

52.:Q5E

.-wm Z25 ;-WQH E.

@ 7 2 R 9 5 m 2 8 8% E @E O \.:..

2965

z2oiémdz 2953

9m"6065.%» 5Q8M8

US. Patent

Sep. 21, 2010

Sheet 18 0f 29

US RE41,751 E

“\mag

UF5zZo2Q:gEé;z5MEG‘ <:aEg5e8§s“¢.

ZH_J.@zIm|tilJ OFEUDmPH

Q75 .

“5B3.A5N8

26EZQED Q

OZFhémE.Z ZOEUDMPmH

"aQEOZ
US. Patent

Sep. 21, 2010

Sheet 19 0129

US RE41,751 E

Zm.QUEg0mg\WE 5aZz:~5532:

\25EZ0Q6:D5Ea;Sm“
z,2z25ocEbD-s8$?wéoau?wé

_ m _ 5955 3

I|.QOvIlQI'UIII

UQI‘I.l'II.|

2.05

-m?wag.u.:mpizo?mhéz

2am5"60zo5u"m.

205

amaouwd

Instruction converting apparatus using parallel execution code

Nov 24, 2003 - S. 1. t. ?l f. 1 t h h. t the ?rst unit ?eld to the s-ltA unit ?eld in the parallel execu ee app 10a Ion e or Comp 6 e Seam 15 Dry' tion code, and the ...

4MB Sizes 2 Downloads 235 Views

Recommend Documents

Instruction converting apparatus using parallel execution code
Nov 24, 2003 - vm MmQOUQZOCUDMPmZH QZOUm mEPOO

Image inputting apparatus and image forming apparatus using four ...
Oct 24, 2007 - Primary Examiner * Cheukfan Lee. (74) Attorney, Agent, or Firm * Foley & Lardner LLP. (57). ABSTRACT. A four-line CCD sensor is structured ...

RakNet Code Execution Details.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. RakNet Code ...

parallel execution of the saturated reductions
level parallel Digital Signal Processors (DSPs). We first introduce “bit- exact” transformations, that are suitable for use in the ETSI and the. ITU speech coding ...

Modeling the Parallel Execution of Black-Box Services
In a distributed setting, the network weather ser- vice [14] is one of the first tools to perform analysis with statistical learning techniques. It allows forecasting of.

GNU Bash code execution vulnerability in path completion - GitHub
Jan 17, 2017 - In the commit, a call to directory exists replaces this check (both ... Following that call, we observe that the parameter dirname is dequoted.

Efficient parallel inversion using the ... - Semantic Scholar
Nov 1, 2006 - Centre for Advanced Data Inference, Research School of Earth Sciences, Australian ..... (what we will call the canonical version), and then.

Efficient parallel inversion using the ... - Semantic Scholar
Nov 1, 2006 - Centre for Advanced Data Inference, Research School of Earth Sciences, Australian National University, Canberra, ACT. 0200 ... in other ensemble-based inversion or global optimization algorithms. ... based, which means that they involve

Using Instrumentation to Reproduce the Execution of ...
Other methods in the Java API complete the resources of the language for concur- ... take as an example a thread that shares an object vec of type java.util.

Method and apparatus using geographical position and universal time ...
Aug 15, 2002 - basic remote user authentication process as implemented at .... Serial or parallel processing of the signals arriving from four satellites allows ...

Method and apparatus using geographical position and universal time ...
Aug 15, 2002 - M h d d pp. f p d g h ..... addition to transactional data, user location data and event ..... retrieve the user's public key from a public key database,.

US Patent 5570388, Digital Ocean, Method and Apparatus Using ...
US Patent 5570388, Digital Ocean, Method and Appara ... s Transmission of Non-Data Symbols, 29 Oct 1996.pdf. US Patent 5570388, Digital Ocean, Method ...

Closed loop drug administration method and apparatus using EEG ...
Sep 21, 2005 - When a speci?c effect of a drug can be directly or indi rectly measured, such data can ... vision during the surgery recovery process and prolongs the ..... porating control unit 16 acts in a manner to drive the differ ence betWeen ...

Baler apparatus
Mar 16, 1977 - A live transverse shaft 110 leads laterally from gearbox 108 toward the right side of the machine, where it carries a drive sprocket 112. Sprocket. 112, in turn, and through an endless chain 114, drives a second sprocket 116 ?xed to th

Communication apparatus
Dec 14, 2011 - EXECUTE PROCESS. BASED ON GIVEN. INSTRUCTION. TIMER. COUNT ...... the system or apparatus reads and executes the program code.

Communication apparatus
Dec 14, 2011 - a local area network (LAN). The NIC is a board ...... a system or apparatus is supplied With a storage medium storing a program code of ...