IV Semester M.Sc. Degree Examination, June 2016 (CBCS) ELECTRONIC SCIENCE ELC-401 : Embedded System Design Time : 3 Hours
Max. Marks : 70
Instructions : 1) Answer all questions from Section A. 2) Answer any four full questions from Section B. SECTION – A
(5×2=10)
1. Define any two design metrics. 2. What is optimization ? 3. Explain any one RT-level combinational components. 4. What is interrupt latency ? 5. Briefly explain Task states. SECTION – B 6. a) Discuss three different processor technologies with their merits and demerits.
10
b) With suitable diagrams explain templates for creating FSMD.
5
7. a) Explain timer, counters and watchdog timer.
9
b) Briefly explain strobe and handshake protocol.
6
8. a) Explain Interrupt driven I/O data transfer.
6
b) What is PWM ? Explain any two applications of PWM.
9
9. a) Briefly explain function queue scheduling architecture. Mention its advantages over other architectures.
7
b) What do you mean by atomic and critical section of the program ?
3
c) Briefly describe the function of scheduler in RTOs.
5 P.T.O.
*PG339*
PG – 339
10. a) What is Shared data problem ? Explain how Shared data problem can be avoided using semaphores.
8
b) Briefly explain Concept phase, Design phase and Programming phase of software life cycle.
7
11. Write a note on any three of the following : a) I2C protocol b) Cache and flash memory c) Debugging techniques d) Message queue and mailbox. ———————
b) Briefly explain Concept phase, Design phase and Programming phase of. software life cycle. 7. 11. Write a note on any three of the following : (5Ã3=15).
Architecture eBooks. Totally free Books, regardless of whether Embedded System Design: Introduction To SoC System. Architecture PDF eBooks or in other format, are accessible in a heap around the net. Embedded System Design: Introduction To SoC System
Sign in. Page. 1. /. 2. Loading⦠Page 1 of 2. ARM MICROCONTROLLER & EMBEDDED SYSTEM. B.E., VI Semester, Telecommunication Engineering [CBCS scheme]. Subject Code 15EC62 IA Marks 20. Number of Lecture 04 Exam Marks 80. Hours/Week. Total Number of 50
In Electronic design automation EDA HLS denotes the systematic ... abstraction levels Each new abstraction layer aims at hiding design complexity which .... computation models, controls systems, chip technologies, and modern design tools.
and software. Choice of system components depends upon optimality of. - Implementation of function. - Analysis of alternatives in both hardware and software domains. Specification of flexible hardware- ... These systems are integration of subsystems
