USO0RE43414E

(19) United States (12) Reissued Patent

(10) Patent Number:

Walters et al.

(45) Date of Reissued Patent:

(54)

SYNTHETIC RIPPLE REGULATOR

(75)

Inventors. Michael M. Walters, Apex, NC (US),

_

4,658,204 A 5,399,958 A

-

_

May 29, 2012

4/1987 Goodwin 3/1995 Iyoda

5,514,947 A

*

6,064,187 A *

5/1996

Berg

........................... .. 323/282

5/2000 Redl et a1‘ ““ “

323/285

VladlmlrM‘1rat°"’_M?n°heSEer’ NH

6,147,478 A *

11/2000 Skelton et a1. .............. .. 323/288

(US); Stefan Wlodz1m1erz W1kt0r, Raleigh, NC (US)

6,433,525 B2 6,495,995 B2

8/2002 Muratov et 31. 12/2002 Groom et a1.

6,583,610 B2 1

US RE43,414 E

.

-

-

~

1

7,132,820

(73) Asslgnee. 23231811 Americas Inc., M1lp1tas, CA

B2 *

7,768,246 B2

6/2003 Groom et a1. 11/2006

Walters et a1.

8/2010 Huang et a1‘

.............. ..

323/288

FOREIGN PATENT DOCUMENTS

(21)

Appl. No.1 12/255,346 _

(22)

Flled:

Oct. 21, 2008 Related U-S. Patent Documents

Reissue of;

(64)

Patent No.1 Issued: Appl. No.1 Filed:

7,132,820 Nov. 7, 2006 10/853,733 May 25, 2004

DE

3343883 A1

DE

42 06 478 A1

6/1984 9/1993

EP

0 650 250 A1

4/1995

EP EP FR

0 883 051 A1

12/1998

1 703 187 A2 2 610 149 Al

1/2001 7/1988

* cited by examiner Primary Examiner * Rajnikant Patel (74) Attorney, Agent, or Firm * Gary R. Stanford

U.S. Applications: (63) Continuation-in-part of application No. 10/236,787, ?led on Sep. 6, 2002, noW Pat. No. 6,791,306.

(57) ABSTRACT A synthetic ripple regulator including a synthetic ripple volt age generator that generates a synthetic ripple voltage indica

(51)

Int. Cl. G05F 1/40

(52) (58)

US. Cl. ....................... .. 323/288; 323/282; 323/285 Field of Classi?cation Search ........ .. 323/282i288,

tive of the ripple current through an output inductor. The

(2006.01)

regulator uses the synthetically generated ripple voltage to control toggling of a hysteretic comparator for developing the pulse Width modulation (PWM) signal that controls sWitch

323/222, 224, 280; 363/16, 89, 95, 97, 98,

ing of the regulator. In a non-limiting implementation, a

363/ 132

transconductance ampli?er monitors the phase node voltage

See application ?le for complete search history.

of the inductor and supplies an inductor voltage-representa tive current to a ripple capacitor, Which produces the synthetic

References Cited

ripple voltage. Using the replicated inductor current for ripple regulation results in loW output ripple, input voltage feed forward, and simpli?ed compensation.

(56)

U.S. PATENT DOCUMENTS 11/1983 Krupka et a1.

4,413,224 A 4,521,726 A

38 Claims, 4 Drawing Sheets

6/1985 Budnik

100 VIN

ERROR 132 AMP 130 VREF

131

VQUT

10

20\

133

_

+_?_ PWM GATE

I2

VRIP

+ +

UG

101

so

35

DRIVE 22 LG

ll

(INC. |L RIPPLE)

2h30:;

59

55 VOUT

1

40

V PHASE

US. Patent

May 29, 2012

ERROR 132

AMP

20\ 130

VREFl+

+

'

'2 VRIP

US RE43,414 E

21 .

10

133

131

VOUT

Sheet 1 014

PWM GATE

J +

DRIVE

1I

(INC. 1L RIPPLE)

+

101

r

FIG. 1

1. INPUT

200

4T 59 f 133

10

,



GATE

111

VPHASE

22*

‘f TRANS£ONDUUANCE

112

AMPLIFIER

FIG. 2

55

M W"

DRIVE

WW1

so

F 60

US. Patent

May 29, 2012

US RE43,414 E

Sheet 2 0f 4

300

2]

INPUT 59

ERROR 130

AMP ‘33 10

VREF

+ 122

f

lso

PWM



n

IZId‘J’Q?RAMP no 120

FIG. 3 400

20\ 2] ERROR 130

V

10

fMP 133

132A

'3‘

i

It: I

+ PWM GATE

12212 ‘I

121% (

'4 w u

120

\RAMP H2

INPUT 59

“M 10 m VREF

35

'=

f so 5 g

5

VOUT

Nb VPHASE

L60

"I

I7

‘z: 22 ‘

US. Patent

May 29, 2012

Sheet 3 of4

US RE43,414 E

500

20X 2]

INPUT 59

f 55

FIG. 5 600

20\ 2] VREF ‘32

ERROR 130 m

AMP ‘33

‘+

131 VOUT m” J

INPUT 59 I

PWM GATE

f 50

55

35

DRIVE

H

WITH?‘ ( \RAMP no 1]] ‘ 22 _“ T120 VREF H2

FIG. 6

T

US. Patent

May 29, 2012

ERROR 130

10

‘3\2/REF AMP ‘33 +

'31

'2 "°‘" m

Sheet 4 of4

:

I» I

PWM

J

GATE

(

{RAW

VOUT OR

1

6"”

50 55

:

DRIVE 35

“ 110 20

US RE43,414 E

VPHASE

$1 11 1

VOUT

~60

1

22 =‘

VREF OR VOUT

% RRIP VOUT OR VMID

F/G.7

110

1‘

150

VIN

l 70

> W

(AP120 r

ANALOG

:

comm L

SWITCH 4_PWM 160

FIG.8

US RE43,414 E 1

2

SYNTHETIC RIPPLE REGULATOR

sets the magnitude of the ripple voltage, employing a smaller hysteresis voltage reduces the power conversion e?iciency, as switching frequency increases with smaller hysteresis. In

Matter enclosed in heavy brackets [ ] appears in the original patent but forms no part of this reissue speci?ca

order to control the DC output voltage, which is a function of

the ripple wave shape, the peaks and valleys of the output ripple voltage are regulated. The DC value of the output

tion; matter printed in italics indicates the additions made by reissue.

voltage is a function of the PWM duty factor. The output voltage wave shape also changes at light loads, when current

CROSS-REFERENCE TO RELATED APPLICATIONS

through the output inductor becomes discontinuous, produc ing relatively short ‘ spikes ’ between which are relatively long

periods of low voltage. Since the ripple voltage wave shape varies with input line and load conditions, maintaining tight DC regulation is dif?cult.

This application is a continuation-in-part of commonly assigned US. patent application Ser. No. 10/236,787, ?led on Sep. 6, 2002 now US. Pat. No. 6,791,306, which is herein incorporated by reference for all intents and purposes.

In addition, improvements in capacitor technology changes the ripple wave shape. In particular, the current state

of ceramic capacitor technology has enabled the equivalent series resistance or ESR (which produces the piecewise linear or triangular wave shape of the output voltage waveform) of

BACKGROUND OF THE INVENTION

1. Field of the Invention The present invention relates to powers supply circuits and related components, and is particularly directed to a DC-DC

20

ceramic capacitors to be reduced to very low values. At very

low values of ESR, however, the output voltage’ s ripple shape changes from triangular to a non-linear shape (e.g., parabolic

regulator including a synthetic ripple voltage generator which generates an arti?cial or synthesized ripple waveform that

and sinusoidal). This causes the output voltage to overshoot

controls the switching operation of the regulator, reduces output ripple and improves DC accuracy.

the hysteretic threshold, and results in higher peak-to-peak 25

2. Description of the Related Art

Electrical power for integrated circuits is typically supplied by one or more direct current (DC) power sources. In a num

ripple. As a result, the very improvements that were intended to lower the output voltage ripple in DC-DC regulators can actually cause increased ripple when used in a ripple regula tor.

ber of applications the circuit may require multiple regulated voltages that are different from he available supply voltage

30

SUMMARY OF THE INVENTION

35

according to an exemplary embodiment of the present inven tion includes a transconductance ampli?er circuit and a ripple capacitor. The DC-DC regulator includes a hysteretic com

(which may be relatively low e.g., on the order of a few volts

A synthetic ripple voltage generator for a DC-DC regulator

or less, particularly where low current consumption is desir able, such as in portable, battery-powered devices). More over, in many applications the load current may vary over

several orders of magnitude. To address these requirements it has been common practice to employ pulse or ripple-based regulators, such as a hysteresis or ‘bang-bang’ regulator. Such a ripple-based DC-DC voltage regulator employs a relatively simple control mechanism and provides a fast response to a load transient. The switching of the ripple regu

parator which develops a pulse width modulation (PWM) signal provided to a switching circuit that switches an input 40

lator is asynchronous, which is advantageous in applications where direct control of the switching edges is desired. For this purpose, a ripple regulator typically employs a hysteresis comparator or the like that controls a gate drive circuit

coupled to the control or gate drive inputs of a pair of elec tronic power switching devices, such as FETs or MOSFETS or the like. The gate drive circuit controllably switches or

45

which produces the synthetic ripple voltage. Using the repli cated inductor current for ripple regulation results in low

output ripple, input voltage feed forward, and simpli?ed com

turns the switching devices on and off in accordance with a

pensation.

pulse width modulation (PWM) switching waveform as known to those skilled in the art.

50

The transconductance ampli?er circuit may be a single

transconductance ampli?er having a non-inverting input for coupling to the phase node and an inverting input for coupling

In such a hysteretic or ‘bang-bang’ regulator, the output

PWM signal waveform produced by hysteresis comparator transitions to a ?rst state (e.g., goes high) when the output voltage falls below a reference voltage minus the compara

tor’s inherent hysteresis voltage and the comparator’s PWM

voltage via a phase node through an output inductor to develop an output voltage at an output node. The transcon ductance ampli?er circuit has an input for coupling to the output inductor and an output coupled to the ripple capacitor and for coupling to an input of the hysteretic comparator. In this manner, the transconductance ampli?er circuit monitors voltage applied to the output inductor and supplies an induc tor voltage-representative current to the ripple capacitor,

to the output node or to a reference voltage. Alternatively, the 55

output transitions to a second state (e.g., goes low) when the

output voltage exceeds the reference voltage plus the hyster

transconductance ampli?er circuit includes ?rst and second transconductor ampli?ers and a switch circuit. The ?rst transconductance ampli?er has an input for coupling to the output node and an output coupled to the ripple capacitor to

esis voltage. The application of or increase in load causes the

discharge the ripple capacitor based on the output voltage.

output voltage to decrease below the reference voltage, in response to which the comparator triggers the gate drive to

The switch circuit has an input coupled to the output of the second transconductance ampli?er, an output coupled to the

60

turn on the upper switching device. Because the regulator is

asynchronous, the gate drive control signal does not wait for a synchronizing clock, as is common in most ?xed frequency PWM control schemes.

Principal concerns with this type of ripple regulator include large ripple voltage, DC voltage accuracy, and switching frequency. Since the hysteretic comparator directly

65

ripple capacitor, and a control input for receiving the PWM signal. The switch circuit is operative to couple the output of the second transconductance ampli?er to charge the ripple capacitor based on the input voltage upon initiation of PWM cycles. The ripple capacitor may be referenced to ground or to the output node. A ripple resistor may be included which is coupled to the ripple capacitor to modify frequency response

US RE43,414 E 3

4

and/ or change bias voltage. The ripple resistor may be refer

FIG. 1 is a schematic diagram of a synthetic ripple regula tor implemented according to an exemplary embodiment of

enced to the output voltage or to a voltage source coupled in

series With the ripple resistor. A method of synthetically generating ripple voltage for a DC-DC regulator according to an embodiment of the present invention includes developing a ripple voltage indicative of

the present invention including a summation unit that adds a

synthetic ripple voltage in the feedback control path; FIG. 2 is a schematic diagram of a synthetic ripple regula tor including an exemplary implementation of a synthetic

current through the output inductor, and applying the ripple voltage to an input of the hysteretic comparator. The hyster

ripple voltage generator including a transconductance ampli

etic comparator develops a PWM signal provided to a sWitch ing circuit that sWitches an input voltage via a phase node through an output inductor to develop an output voltage at an

FIG. 3 is a schematic diagram of a synthetic ripple regula tor including another exemplary implementation of a syn thetic ripple voltage generator in Which the transconductance ampli?er of FIG. 2 is coupled to a reference voltage; FIG. 4 is a schematic diagram of a synthetic ripple regula tor including another exemplary implementation of a syn

?er;

output node. The developing a ripple voltage indicative of ripple current through the output inductor may include sensing voltage applied to the output inductor, converting the sensed voltage

thetic ripple voltage generator including a ripple resistor and a voltage source;

to a sense current, and charging a capacitive device With the

sense current. The sensing voltage applied to the output inductor may include sensing voltage at the phase node. The method may include referencing the capacitive device to the output node or to ground. The method may include coupling

FIG. 5 is a schematic diagram of a synthetic ripple regula tor including another exemplary implementation of a syn 20

FIG. 6 is a schematic diagram of a synthetic ripple regula tor including another exemplary implementation of a syn

a resistive device to the capacitive device. The method may include referencing the resistive device to the output node or biasing the resistive device With a voltage source.

thetic ripple voltage generator in Which the ripple capacitor is referenced to a common reference voltage;

The developing a ripple voltage indicative of ripple current through the output inductor may alternatively include con verting the output voltage into a ?rst current, discharging a capacitive device With the ?rst current, converting the input voltage into a second current, and charging the capacitive

25

device With the second current upon initiation of each PWM

30

the regulators of FIGS. 2-6 may be applied in any combina tion as appreciated by those of ordinary skill in the art FIG. 8 is a schematic and block diagram illustrating an

alternative embodiment of the transconductance ampli?er of FIGS. 2-7 including tWo transconductance ampli?ers gener ating current based on the input and output voltages, respec

tively. 35

DETAILED DESCRIPTION

The folloWing description is presented to enable one of

embodiment of the present invention includes a hysteretic comparator, a sWitching circuit, an output inductor, a

ordinary skill in the art to make and use the present invention as provided Within the context of a particular application and

transconductance ampli?er circuit, and a capacitor. The hys teretic comparator has an output that provides a PWM signal

FIG. 7 is a schematic diagram of another synthetic ripple regulator illustrating that any one or more of the variations of

cycle using the PWM signal. The developing a ripple voltage indicative of ripple current through the output inductor may alternatively include sensing ripple current through the output inductor and converting the sensed current into the ripple voltage. A synthetic ripple regulator according to an exemplary

thetic ripple voltage generator including a ripple resistor ref erenced to the output voltage;

40

its requirements. Various modi?cations to the preferred embodiment Will, hoWever, be apparent to one skilled in the

and the sWitching circuit alternately couples a phase node to opposite polarities of an input voltage source based on the

art, and the general principles de?ned herein may be applied

PWM signal. The output inductor is coupled betWeen the phase node and an output node that develops a regulated output signal. The transconductance ampli?er circuit has an input coupled to the output inductor and an output coupled to an input of the hysteretic comparator. The capacitor is coupled to the output of the transconductance ampli?er and develops a ripple voltage indicative of current through the output inductor. The transconductance ampli?er circuit may be a single transconductance ampli?er having a differential input

to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shoWn and described herein, but is to be accorded the Widest scope consistent With the principles and novel features herein dis closed. FIG. 1 is a schematic diagram of a synthetic ripple regula tor 100 implemented according to an exemplary embodiment of the present invention including a summation unit 101 that adds a synthetic ripple voltage VRIP in the feedback control

45

50

path. The synthetic ripple regulator 100 employs a hysteresis

coupled across the output inductor or coupled betWeen the

comparator 10 that controls a gate drive circuit 20 With

phase node and a reference voltage. Alternatively, the transconductance ampli?er circuit includes ?rst and second

respective output drive ports 21 and 22. The drive ports 21 and 55

transconductance ampli?ers and a sWitch. The ?rst transcon

ductance ampli?er that discharges the capacitor based on the

regulated output signal. The sWitch couples the second transconductance ampli?er to the capacitor based on the

PWM signal to charge the capacitor based on input voltage

60

22 are coupled to the control or gate drive inputs of a pair of electronic poWer sWitching devices, respectively shoWn as an upper P-MOSFET (or PFET) device 30 and a loWer N-MOS

FET (or NFET) device 40. The sWitching devices 30 and 40 have their drain-source paths coupled in series betWeen ?rst and second reference voltages, such as an input voltage VIN

and ground (GIN). An input ?lter capacitor 59 is coupled

during portions of PWM cycles.

betWeen VIN and GIN. The gate drive circuit 20 controllably BRIEF DESCRIPTION OF THE DRAWINGS

sWitches or turns the tWo sWitching devices 30 and 40 on and

off in accordance With a pulse Width modulation (PWM)

The bene?ts, features, and advantages of the present inven

65

sWitching Waveform supplied by comparator 10. The upper

tion Will become better understood With regard to the folloW

sWitching device 30 is turned on and off by an upper gate

ing description, and accompanying draWings Where:

sWitching signal UG applied by the gate driver 20 and the

US RE43,414 E 5

6

switching device 40 is turned on and off by a lower gate

FIG. 2 is a schematic diagram of a synthetic ripple regula tor 200 including an exemplary implementation of a synthetic

switching signal LG applied by the gate driver 20.

ripple voltage generator including a transconductance ampli

A common or phase voltage node 35 between the two

switching devices 30 and 40 develops a phase voltage

?er 110. Similar components as those for the regulator 100

VPHASE and is coupled to one end of an output inductor 50,

are shown with the same reference numbers. The output of the

having its other end coupled to an output node 55 developing an output signal VOUT. The output node 55 is coupled to an output capacitor 60 referenced to a prescribed reference

transconductance ampli?er 110 is coupled to one terminal 122 of a ripple capacitor 120 and to the inverting input 11 of the comparator 10. The transconductance ampli?er 110 has

its non-inverting (+) input 111 coupled to the phase node 35 and its inverting (—) input 112 coupled to the output voltage

potential, such as GIN. The output node 55 is coupled to an

input of the summation unit 101, which receives an auxiliary ripple voltage VRIP at it other input. The summation unit 101 adds VRIP to VOUT in the feedback path and provides the result to the inverting (—) input 11 of the hysteretic compara tor 10. The output node 55 is further coupled to the inverting (—) input 131 of an error ampli?er 130. The error ampli?er 130 has its non-inverting (+) input 132 coupled to receive a DC reference voltageVREF, and has its output 133 coupled to

node 55. The output node 55 is further coupled to another

terminal 121 of the capacitor 120 and to the inverting (—) input 131 of the error ampli?er 130. In this manner, the transconductance ampli?er 110 pro duces an output current IR A MP based on or otherwise propor

tional to the voltage across the inductor 50. The ripple voltage capacitor 120 transforms the IRAMP current into an inductor

current-representative voltage having the desired waveform

the non-inverting (+) input 12 of hysteresis comparator 10. In the illustrated embodiments, VREF has a voltage representa

shape. At least one bene?t of synthesiZing the ripple wave 20

forward characteristic. For a step input voltage change of

tive of the voltage of VOUT under little or no load conditions. The error ampli?er 130 serves to increase the DC regulation

accuracy, providing high DC gain to reduce errors due to ripple wave shape, various offsets, and other errors. The error ampli?er 130 operates as an integrator that generates an error

VIN, the current IRAMP changes accordingly to modify the conduction interval of the power switching devices 30 and 40. 25

reference voltage provided to the non-inverting input 12 of hysteresis comparator 10. The summation unit 101 injects the auxiliary ripple voltage VRIP into the feedback path to input 11 of the hysteretic comparator 10, so as to be combined with the VOUT signal at node 55 . VRIP may be generated by many methods, including

30

sponding changes in switching frequency as described in the prior disclosure. FIG. 3 is a schematic diagram of a synthetic ripple regula tor 300 including another exemplary implementation of a synthetic ripple voltage generator in which the transconduc tance ampli?er 110 receiving the reference voltage VREF.

35

Similar components as those for the regulators 100 and 200 are shown with the same reference numbers. The regulator

300 is substantially similar to the regulator 200 except that the inverting input 112 of the transconductance ampli?er 110 is

tor 50. The inductor current IL includes a ripple current,

which, in the present example, is a triangular wave shaped

coupled to VREF instead of VOUT. The connection to VOUT

ripple current. The inductor current IL may also include a DC

component. Many methods are known for sensing the current IL through the output inductor 50 and converting the sensed current into a proportional voltage for generating the VRIP

As described in the prior disclosure, the ripple voltage gen erated across the ripple voltage capacitor 120 is substantially similar in form and frequency with the current through induc tor 50. The amount of ripple at the output is relatively small during large load current transients, which also causes corre

an independent, clock-generated signal suf?cient to provide the desired regulation of the regulator 100. In one embodi ment, VRIP is synchroniZed to the switching intervals of the regulator 100 and has a shape corresponding to, or otherwise indicative of, the inductor current IL through the output induc

form based on the inductor current IL is the inherent feed

40

in the regulator 200 results in relatively fast feedback in response to changes in VOUT which may be unstable in certain con?gurations. VREF is constant and does not change

signal, such as a current sensor and current to voltage con

so that the VOUT feedback response characteristic at the

verter. In one embodiment, VRIP is proportional to IL includ

input of transconductance ampli?er 110 is eliminated for the

ing its AC and DC components. Alternatively, VRIP follows only the output inductor ripple current without the DC com

45

regulator 300. FIG. 4 is a schematic diagram of a synthetic ripple regula tor 400 including another exemplary implementation of a

ponent of IL. In any event, VRIP is, or otherwise incorporates,

a ripple voltage indicative of the ripple current through the

synthetic ripple voltage generator including a ripple resistor

output inductor 50. VRIP may also include a separate DC or

and a voltage supply 401. The regulator 400 is substantially similar to the regulator 300 in which similar components

offset voltage component in the various embodiments.

50

It is noted that the ripple portion of the inductor current IL through the inductor 50 is related to, but not the same as, the

assume the same reference numbers. In this case, a ripple

resistor RRIP has one end coupled to the output of the

output voltage ripple of the VOUT signal at node 55. The

output voltage ripple depends on many factors, including, for example, the type and con?guration of the output capacitor

55

60. If the capacitor 60 is a ceramic capacitor, for example, the

output ripple voltage may be very low especially in low-load conditions, which would otherwise cause regulation di?i culty at the comparator 10. The comparator 10 operates best with a ripple voltage having a su?icient magnitude relative to

60

transconductance ampli?er 110 and another end coupled to the positive terminal of the voltage source 401, having its negative terminal coupled to GIN. The voltage source 401 develops a mid-supply voltage VMID. The voltage of VMID is based on the supply voltage for digital logic. In one embodi ment, for example, the supply voltage is 5V and VMID is approximately 1.5V. The voltage across the inductor 50 includes a DC voltage level, due at least in part to its inherent

the hysteresis voltage difference of the comparator 10 and which has relatively clean or sharp transitions (e. g., peaks and

DCR, which otherwise continuously charges the capacitor

valleys). Synthetically generating the ripple voltage VRIP

provides compensation or otherwise modi?es frequency response by discharging the capacitor 120 at the appropriate

120 so that its voltage rises over time. The resistor RRIP

based on IL and adding to the feedback loop of the comparator

10 provides a ripple signal suitable for regulation and that is naturally synchroniZed to the switching intervals of the regu lator 100.

65

rate to prevent charge build-up . Also, in certain embodiments, the DC voltage on the capacitor may go too high and/or too low, so that it is biased to the mid-supply voltage VMID via

US RE43,414 E 7

8

the relatively large resistor RRIP. The RC time constant of the ripple capacitor 120 and the resistor RRIP creates a “Zero” in the transfer function of the regulator 400. The effect of the

The analog sWitch 170 decouples the transconductance ampli?er 150 from the capacitor 120 in response to PWM

Zero is taken into account When selecting the speci?c com

Although the present invention has been described in con siderable detail With reference to certain preferred versions thereof, other versions and variations are possible and con

going loW.

ponent values to make the regulation loop stable. FIG. 5 is a schematic diagram of a synthetic ripple regula tor 500 including another exemplary implementation of a

templated. Those skilled in the art should appreciate that they can readily use the disclosed conception and speci?c embodi

synthetic ripple voltage generator including the ripple resistor RRIP referenced to VOUT. The regulator 500 is substantially similar to the regulator 400 in Which similar components

ments as a basis for designing or modifying other structures

for providing out the same purposes of the present invention Without departing from the spirit and scope of the invention as

assume the same reference numbers. In this case, RRIP is

provided and coupled betWeen the output of the transconduc tance ampli?er 110 and VOUT. The ripple resistor RRIP

de?ned by the folloWing claim(s).

provides a similar function as previously described. Compen

1. A synthetic ripple voltage generator for a DC-DC regu lator having a hysteretic comparator that develops a pulse Width modulation (PWM) signal provided to a sWitching circuit that sWitches an input voltage via a phase node through

The invention claimed is:

sation is potentially improved When referencing RRIP to VOUT in certain con?gurations. FIG. 6 is a schematic diagram of a synthetic ripple regula tor 600 including another exemplary implementation of a

an output inductor to develop an output voltage at an output

node, said synthetic ripple voltage generator comprising:

synthetic ripple voltage generator in Which the ripple capaci tor 120 is referenced to a common reference voltage (e.g.,

20

GIN). The regulator 600 is substantially similar to the regu

a transconductance ampli?er circuit having an input for coupling to the output inductor and an output for cou

pling to an input of the hysteretic comparator; and a ripple capacitor coupled to said output of said transcon

lator 300 in Which similar components assume the same ref erence numbers. In this case, the terminal 121 of the capacitor 120 is coupled to a common reference voltage, such as GIN,

ductance ampli?er circuit; 25

Wherein said transconductance ampli?er circuit provides current to said ripple capacitor Which develops a voltage indicative of ripple current through the output inductor. 2. The synthetic ripple voltage generator of claim 1,

30

the regulators 200-600 may be applied in any combination as

transconductance ampli?er having a non-inverting input for coupling to the phase node and an inverting input for coupling

appreciated by those of ordinary skill in the art. Again, similar

to the output node.

rather than to VOUT. The regulator 600 provides additional stability by eliminating the almost immediate feedback con nection to VOUT, at the cost of reduced responsiveness to step transitions of VOUT.

Wherein said transconductance ampli?er circuit comprises a

FIG. 7 is a schematic diagram of a synthetic ripple regula tor 700 illustrating that any one or more of the variations of

3. The synthetic ripple voltage generator of claim 1,

components assume identical reference numbers. As illus

trated, the inverting input of the transconductance ampli?er 110 is either coupled to VREF or VOUT, the terminal 121 of the capacitor 120 is either coupled to VOUT or GIN, and the optional resistor RRIP is referenced to either VOUT or VMID. Thus, any combination of the described variations is

Wherein said transconductance ampli?er circuit comprises a 35

to a reference voltage.

4. The synthetic ripple voltage generator of claim 1,

contemplated. FIG. 8 is a schematic and block diagram illustrating an

40

alternative embodiment of the transconductance ampli?er 110. In this case, the functionality of transconductance ampli ?er 110 is implemented as tWo independently controlled transconductance ampli?ers 150 and 160 and an analog sWitch 170 receiving the PWM signal. As illustrated, the

45

transconductance ampli?er 150 has its non-inverting input receiving VIN and its inverting input coupled to GIN, While the transconductance ampli?er 160 has its inverting input receiving VOUT and its non-inverting input coupled to GND. The output of the ampli?er 150 is selectively sWitched

50

5. The synthetic ripple voltage generator of claim 1,

source.

cisely controlled for improved linearity.

8. The synthetic ripple voltage generator of claim 6, 55

ously discharges the capacitor 120 at a rate based on the

voltage level of VOUT and the transconductance ampli?er

Wherein said ripple resistor has a ?rst end coupled to said ripple capacitor and a second end for coupling to the output node.

9. The synthetic ripple voltage generator of claim 1, Wherein said transconductance ampli?er circuit comprises:

150 charges the capacitor 120 at a rate based on VIN When 60

a ?rst transconductance ampli?er having an input for cou pling to the output node and an output coupled to said

ripple capacitor to discharge said ripple capacitor based on the output voltage; a second transconductance ampli?er having an input for

asserted high. Since VIN is typically signi?cantly larger than quickly, the capacitor 120 is quickly charged Without the potential delays otherWise associated With the phase node 35.

a voltage source referenced to ground; and

said ripple resistor having a ?rst end coupled to said ripple capacitor and a second end coupled to said voltage

native con?guration alloWs the ramp current to be more pre

VOUT and since the analog sWitch 170 sWitches relatively

end coupled to ground. 6. The synthetic ripple voltage generator of claim 1, further comprising a ripple resistor coupled to said ripple capacitor. 7. The synthetic ripple voltage generator of claim 6, further

comprising:

ing (—) input 11 of the hysteretic comparator 10. This alter

coupled to the capacitor 120 via the analog sWitch 170. In the simpli?ed embodiment illustrated, the analog sWitch 170 is responsive to the PWM signal to couple the output of the transconductance ampli?er 150 to the capacitor 120 at the beginning of the PWM cycle When the PWM signal is

Wherein said ripple capacitor has a ?rst end coupled to said output of saidtransconductance ampli?er circuit and a second end for coupling to the output node. Wherein said ripple capacitor has a ?rst end coupled to said output of saidtransconductance ampli?er circuit and a second

through the analog sWitch 170 to capacitor 120 and the invert

In operation, the transconductance ampli?er 160 continu

transconductance ampli?er having a non-inverting input for coupling to the phase node and an inverting input for coupling

65

receiving the input voltage and an output; and a sWitch circuit, having an input coupled to said output of said second transconductance ampli?er, an output

US RE43,414 E 9

10

coupled to said ripple capacitor, and a control input for receiving the PWM signal, said sWitch circuit operative to couple said output of said second transconductance

reference voltage, a second input coupled to said output node, and an output coupled to a second input of said hysteretic

comparator. 22. The synthetic ripple regulator of claim 20, Wherein said

ampli?er to said ripple capacitor to charge said ripple

transconductance ampli?er circuit comprises a transconduc tor ampli?er having a ?rst input coupled to said phase node and a second input coupled to said output node.

capacitor based on the input voltage upon initiation of

PWM cycles. 10. A method of synthetically generating ripple voltage for a DC-DC regulator including a hysteretic comparator that

23. The synthetic ripple regulator of claim 20, Wherein said

develops a pulse Width modulation (PWM) signal provided to

transconductance ampli?er circuit comprises a transconduc tor ampli?er having a ?rst input coupled to said phase node and a second input coupled to a reference voltage.

a sWitching circuit that sWitches an input voltage via a phase node through an output inductor to develop an output voltage at an output node, said method comprising:

24. The synthetic ripple regulator of claim 20, Wherein said

developing a ripple voltage indicative of current through the output inductor; and applying the ripple voltage to an input of the hysteretic

capacitor has a ?rst end coupled to said output of said transconductance ampli?er circuit and a second end coupled to said output node.

25. The synthetic ripple regulator of claim 20, Wherein said

comparator.

capacitor has a ?rst end coupled to said output of said transconductance ampli?er circuit and a second end coupled

11. The method of claim 10, Wherein said developing a

ripple voltage indicative of current through the output induc tor comprises:

20

sensing voltage applied to the output inductor;

prising:

converting the sensed voltage to a sense current; and charging a capacitive device With the sense current.

12. The method of claim 11, Wherein said sensing voltage applied to the output inductor comprises sensing voltage at the phase node. 13. The method of claim 11, further comprising referenc ing the capacitive device to the output node. 14. The method of claim 11, further comprising referenc ing the capacitive device to ground. 15. The method of claim 11, further comprising coupling a resistive device to the capacitive device. 16. The method of claim 15, further comprising referenc ing the resistive device to the output node. 17. The method of claim 15, further comprising biasing the

a resistive device having a ?rst end coupled to said output of said transconductance ampli?er circuit and a second 25

resistive device and ground. 27. The synthetic ripple regulator of claim 20, further com 30

35

40

signal to charge said capacitor based on input voltage 45

voltage, said synthetic ripple voltage generator comprising: 50

coupling to the output inductor and an outputfor cou

signal; 55

ductance ampli?er circuit; wherein said transconductance ampli?er circuit provides current to said ripple capacitor which develops a volt

age indicative oftipple current through the output induc tor

30. The synthetic ripple voltage generator of claim 29,

output node that develops a regulated output signal; 60

wherein said transconductance amplifier circuit comprises a

transconductance ampli?er having a pair of inputs for cou

said ?rst input of said hysteretic comparator; and

pling across the output inductor

3]. The synthetic ripple voltage generator of claim 29,

a capacitor, coupled to said output of said transconduc

prising an error ampli?er having a ?rst input receiving a

a transconductance ampli?er circuit having an input for

pling to an input of the hysteretic comparator; and a ripple capacitor coupled to said output ofsaid transcon

output that provides a pulse Width modulation (PWM)

tance ampli?er circuit, that develops a ripple voltage indicative of ripple current through said output inductor. 21. The synthetic ripple regulator of claim 20, further com

29. A synthetic ripple voltage generator for a DC-DC regulator having a hysteretic comparator that develops a pulse width modulation signal provided to a switching circuit that controls switching of voltage across an output inductor which is coupled to an output node developing an output

a hysteretic comparator having a ?rst input and having an

a transconductance ampli?er circuit having an input coupled to said output inductor and an output coupled to

a second transconductance ampli?er having an input coupled to said input voltage source and an output; and a sWitch that couples said output of said second transcon ductance ampli?er to said capacitor based on said PWM

during portions of PWM cycles.

19. The method of claim 10, Wherein said developing a

a sWitching circuit that alternately couples a phase node to opposite polarities of an input voltage source based on said PWM signal; an output inductor coupled betWeen said phase node and an

a ?rst transconductance ampli?er having an input coupled to said output node and an output coupled to said capaci tor to discharge said capacitor based on said regulated

output signal;

discharging a capacitive device With the ?rst current; converting the input voltage into a second current; and charging the capacitive device With the second current upon initiation of each PWM cycle using the PWM

ripple voltage indicative of ripple current through the output inductor comprises: sensing ripple current through the output inductor, and converting sensed current into the ripple voltage. 20. A synthetic ripple regulator, comprising:

prising a resistive device having a ?rst end coupled to said output of saidtransconductance ampli?er circuit and a second end coupled to said output node.

28. The synthetic ripple regulator of claim 20, Wherein said transconductance ampli?er circuit comprises:

18. The method of claim 10, Wherein said developing a

signal.

end; and a voltage source coupled betWeen said second end of said

resistive device With a voltage source.

ripple voltage indicative of current through the output induc tor comprises: converting the output voltage into a ?rst current;

to ground. 26. The synthetic ripple regulator of claim 20, further com

wherein said tipple capacitor has a first end coupled to said 65

output of said transconductance ampli?er circuit and a sec

ond endfor coupling to either one of the output node and

ground.

US RE43,414 E 11

12

32. The synthetic ripple voltage generator of claim 29,

converting the sensed voltage to a sense current; and charg

further comprising a ripple resistor having one end coupled

ing a capacitive device with the sense current.

to said ripple capacitor and another end coupled to either one of the output node and a voltage source providing a constant

35. The method ofclaim 33, wherein said sensing voltage applied to the output inductor comprises sensing voltage at the input node. 36. The method ofclaim 33, wherein said sensing voltage applied to the output inductor comprises sensing voltage

voltage level. 33. A method ofsynthetically generating ripple voltagefor a DC-DC regulator including a hysteretic comparator that develops a pulse width modulation signal provided to a

across the output inductor

switching circuit that controls switching ofvoltage applied to

37. The method ofclaim 33,further comprising coupling a

an output inductor coupled to an output node which develops an output voltage, said method comprising: developing a

resistive device to the capacitive device. 38. The method of claim 37, wherein said developing a

ripple voltage indicative ofcurrent through the output induc tor; and applying the ripple voltage to an input ofthe hyster

ripple voltage indicative of ripple current through the output

etic comparator 34. The method of claim 33, wherein said developing a

ripple voltage indicative ofcurrent through the output induc tor comprises: sensing voltage applied to the output inductor;

inductor comprises: sensing ripple current through the out put inductor; and converting sensed current into the ripple 15

voltage.

DRIVE 22 LG 1

Oct 21, 2008 - by one or more direct current (DC) power sources. In a num .... alternative embodiment of the transconductance ampli?er of. FIGS. 2-7 including ...

1MB Sizes 4 Downloads 355 Views

Recommend Documents

LG Letter.pdf
I will now condense what her argument was as much as possible because our discussion was too lengthy. to post here. I have been with my gf for 5 years and I ...

1-22-11 - UW Whitewater.PDF
Page 1 of 17. Men Place. Centrel Minter 55m 1 of 66. 200m 2 of 74. Pete Braun 55m 9 of 66. 200m 4 of 74. 4x400m 4 of 20. Adeola Giwa 55m 23 of 66. HJ 11 of ...

Unit 3, LG 1 Roman Catholicism Reading.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. Unit 3, LG 1 ...

1-22-15 UCPEA EB.pdf
Attendees – Ken Best, Steve Grigoreas, Peter Morenus, Lisa Pane, Angela Rola, ... White moved that Chris Dahl be a member of the Reclassification project,.

AAO 1-22-15.pdf
the qualifying crime of felonious assault. Reauthorization Act of 2013, Public Law No. 113-4 (VAWA 2013), which came into effect on March 7, 2013,. amended section 101(a)(15)(U)(iii) of the Act to include these two crimes as qualifying criminal actiV

LG-KOL-Einzel.pdf
3 E Mesmer, Anja SV Affalterbach IV 367 381 362 365 382 1857 371,40. 4 S Beil, Stefan SGi Backnang 1 363 378 363 366 370 1840 368,00. 5 E Heinecke, Cornelia SV Affalterbach IV 355 368 364 357 351 1795 359,00. 6 S Reber, Tobias SV Murrhardt-Karnsberg

Advances 22/1
tion, observed during recovery has been referred to as ... Figure 2 presents data for oxygen consumption plot- .... During the 1st minute of exercise, oxygen.

lg agola thapanam.pdf
OQJ1 (0)1(830J(n0(80J3(80. o0)601 6))a. (0O(io 6)49,3o. ooiln?) )06moe3o. ,ifD0j38J1 )06fl)0(03o. Jm6oB3s/. LD Sc1 Ofl)03o. 9!2JQ%OJ. (0)1(83(?) 012J00o.

1 /23 1 /22 i /1 $000000 ICOMPARATORI i
Apr 22, 2011 - “Subword Parallelism With MAX-2,” by R. Lee, IEEE Micro Aug. 1,. JP. 7-334346 .... cial architecture to facilitate programming, such as the.

1 /23 1 /22 i /1 $000000 ICOMPARATORI i
Apr 22, 2011 - Pat. No. 6,237,084, which is a divisional of application Ser. No. ... of application software that can interactively reproduce vari ous kinds of data, ...

lG
4 ;+; fs . ebf}@)&). ;+: s[lt, ;flxTo / snfsf]. If]q df /fli6«o dfl;ssf]¿kdf. pbfPsf];+; fs dfl;sn]lg/Gt/. ;kmntf kfpFb}hfcf]; \eGg] z'e]R5f JoQm ub{5 '. ;+; fs dfl;sn]cfkm\gf x/]s k|s ...... lyof]. vf;df oL g}x'g\ . @)!( ;fnaf6. /rgf lg:sg yfNof]

LG-KOL-Einzel-Archiv2014.pdf
Page 1 of 1. Kreisoberliga Luftgewehr 2013/14. Einzelergebnis Ist nicht als Setzliste zu verwenden. Platz S/E Name Verein 1. WK 2. WK 3. WK 4. WK 5. WK Gesamt Schnitt. 1 S Merz, Martin SSV Fichtenberg 1 371 367 382 377 373 1870 374,00. 2 S Bussmann,

man-70\lg-p990-update.pdf
Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. man-70\lg-p990-update.pdf. man-70\lg-p990-update.pdf. Open.

man-66\lg-phone-support.pdf
Download. Connect more apps... Try one of the apps below to open or edit this item. man-66\lg-phone-support.pdf. man-66\lg-phone-support.pdf. Open. Extract.

Lg ms690 usb driver download
samsung rv411. ... Canon pixma mp145 printer driver for xp.Lg ... Dell vostro 1450 laptop drivers free download. ... Governance of utility structure and rates.

Prayer Matters 1 22 2017.pdf
here, please let Pastor Fauble know by Wednesday. before 8:00 p.m. Thank you! Page 1 of 1. Prayer Matters 1 22 2017.pdf. Prayer Matters 1 22 2017.pdf. Open.

Trail Test Schedul 22 feb (1).pdf
Page 1 of 10. TRAIL TEST SCHEDULE. REPORT -. ADDCATEGORY. ExamDate 22-Feb-2018. Gender Type ALL. Report Created 18/Feb/2018. : : Category : B. Office Name : THULOBHARYANG- Applicant Id Applicant Name F / M/ H Name Citizenship. Sign /. Result S.No. Li

podcastMap.png : Page 1 @ 57% (22 Objects)
Copy or sync from your computer to the player OR download directly to a device with Internet access. • Walk to a location and play its corresponding podcast.

podcastMap.png : Page 1 @ 57% (22 Objects)
Copy or sync from your computer to the player OR download directly to a device with Internet access. • Walk to a location and play its corresponding podcast.

LG-KOL-Einzel-Archiv2015.pdf
12 S Hanselmann, Walter SV Eutendorf 2 342 340 336 333 334 1685 337,00. 13 S Sinner, Dieter SGi Backnang 1 324 335 329 312 327 1627 325,40.

LG Schools Winter Concerts.pdf
Dec 1, 2016 - 3: Badger Music Department. Pancake Breakfast with Santa. 8:00-11:00AM - Badger High. Commons. $7/adults, $5/child. Dec. 3: Lake Geneva ...

lg p500 official firmware.pdf
Page 1 of 1. Lg p500 official firmware. Page 1 of 1. lg p500 official firmware.pdf. lg p500 official firmware.pdf. Open. Extract. Open with. Sign In. Main menu. Displaying lg p500 official firmware.pdf. Page 1 of 1.

man-139\lg-secret-manual.pdf
Connect more apps... Try one of the apps below to open or edit this item. man-139\lg-secret-manual.pdf. man-139\lg-secret-manual.pdf. Open. Extract. Open with.