All-Optical Binary Subtraction Using Semiconductor Optical Amplifier Assisted Mach-Zehnder Interferometer Based Programmable Logic Device

Mantu Kumar Das1, Tanay Chattopadhyay2, Jitendra Nath Roy3 1

Department of Physics, Garhbeta College, Garhbeta, Paschim Medinipur, PIN- 721137, W.B., India. 2 Mechanical Operation (Stage-II), Kolaghat Thermal Power Station, WBPDCL 3 Department of Physics Nationak Institute of Technology Agartala West Tripura,799055, India 1 [email protected] 2 [email protected] 3

[email protected]

Abstract – Semiconductor optical amplifier (SOA) based Mach-Zehnder interferometer (MZI) has already taken a significant role in the field of ultra fast all optical signal processing. Optical tree architecture (OTA) provides important contributions in optical interconnecting network. Subtraction is an important operation in arithmetic computation. In this paper a new method of implementing an all-optical two bit binary subtractor circuit based on programmable logic device (PLD) with the help of SOA-MZI optical tree structured splitter is proposed. This scheme can easily and successfully be extended and implemented for any higher number of input digits.

1. INTRODUCTION High speed data transfer and high speed communication networks with terabit transmission capabilities can be achieved if the data remain in the optical format and bottlenecks due to optical to electronic conversions are avoided. Optical time division multiplexing (OTDM) technique is one of the promising alternative for the future all-optical networks. Semiconductor optical amplifier (SOA) assisted all-optical switches are the key components of all-optical OTDM systems. Many all-optical switches based on cross phase modulation (XPM) such as terahertz optical asymmetric demultiplexer (TOAD) [1-2], MachD. Choudhury, G. Lohar (Eds.): Convergence of Optics and Electronics c JIS College of Engineering 2011 

All-Optical Binary Subtraction Using Semiconductor Optical Amplifier

55

Zehnder interferometer (MZI) [3-7], Ultrafast nonlinear interferometer (UNI) [8] etc have already been established. SOA-MZI (semiconductor optical amplifiers on the Mach-Zehnder interferometer arms) devices are used because they can provide high speed, low energy requirement, short latency, high stability, fast switching time, low switching window (3.5 to 8 ps) and commercial availability to that of other similar optical time division multiplexing (OTDM) devices [1-4]. All-optical subtraction has many potential applications in optical communications and computing systems. Efficient algorithms and high-speed hardware should be developed to complete the subtraction. In computers the arithmetic operation of subtraction is done using Adder and exploiting the concept of complementary numbers. All-optical logic circuits based on optical non-linear materials are proposed [9]. In LSI and VLSI technology there are hundred and thousand of logic gates internally interconnected to operate in a predefined way. Hence, it will increase size, power consumption, cost of production and switching time if we combine different logical circuits to built integrated circuit (IC). To overcome these problems programmable logic device (PLD) is the best choice, which replaces large number of logical circuits with a single circuit. It is ‘programmable’ because we can program/select it to perform any logical operation and logical function. Design of all-optical tree structure splitter SOA-MZI based PLD has been proposed in ref [10]. In this communication we propose and describe this PLD to design an integrated circuit that can perform subtraction of two 2-bit numbers in all-optical domain. It can be successfully used to design subtraction unit for any higher bit numbers.

2. All- optical Tree-structured Splitter Based Programmable Logic Device with the Help of SOA-MZI Interferometric Switch PLD consist of a logical AND-array followed by a logical OR-array. The ANDarray generates product of input variables and OR-array generates sum-ofproduct (SOP) expressions [9]. It has M-inputs, n-product terms and N-outputs with n < 2 M , and can be used to implement a logic function of M-variables with N-outputs. Normally we can say it 2 M × N PLD. From fig-1 we see that I 0 , I1 ,L, I M −1 are M-numbers of inputs to AND-array. The outputs of this

AND-array are P0 , P1 , L , Pn −1 . It can be written as: Pi = ( I 0 ⋅ I 0 ⋅ I1 ⋅ I1 ⋅ L ⋅ I M −1 ⋅ I M −1 ) ; where i = 0 to (n − 1) (1)

And after OR-array the output is:

⎤ ⋅ I j ) ⎥; where k = 0 to (N − 1) (2) i =0 ⎣ j =0 ⎦ Tree architectures are constructed from tree-structured splitter and combiner. An ‘active’ 1 × N splitter may be constructed from 2 × 2 switches. One input on fk =



( n −1) ( M −1)

∑ ⎢ ∏ (I

j

56

M. K. Das et al

each 2 × 2 switch is left unused. Only log 2 N control signals are required to drive such an active splitter [10].

Figure 1: Tree structured splitter

A 1×16 splitter is shown in Fig-1. Here light beam breaks at the point Z1 into two portions; again at the points Z2 and Z3 these two beams break into four parts and so on. Using proper selection of the control input one can send light to any particular branch. Optical tree-architecture (OTA) with TOAD based interferometric switch [13] and SOA-MZI based switch [11] have been proposed to perform logical, arithmetic and algebraic operations. A.K.Cherri et al proposed all-optical modified signed digit adder using SOA-MZI OTA [12]. A MZI switch, as shown in Fig-2, is a very powerful technique to realize ultrafast switching. In this switch a SOA is inserted in each arm of an MZI. The pulsed control pulse (CP) at the wavelength λ2 is split at the first coupler such that more power passes through one arm. At the same time, the incoming pulse (IP) at the wavelength λ1 is split equally by this coupler (C) and propagates simultaneously in the two arms. In the absence of the λ2 beam, IP exits from the cross port (lower port in the figure). Its power is P× . However, when both beams are present simultaneously, all one bits are directed towards the bar port (upper port in the figure) because of the refractive-index change induced by the λ2 beam.

All-Optical Binary Subtraction Using Semiconductor Optical Amplifier

57

Figure 2. SOA-based MZII optical switch. 3 dB: 2 × 2 3 dB coupler, IP: Incoming pulse off wavelength λ1 , CP: control ppulse of wavelength λ2 , F: Band pass filter that blocks CP of wavelengthh

λ2 , ‘A’ and ‘B’ are two inpputs. When A=1 and B=0 light is found at the cross port i.e. cross porrt output is AB . When A=B=1 light is found at the bar port i.e. bar port output is AB , Pin = incomingg pulse power, P× = Cross port power, P = Bar port power.

Figure 3. Symbol of S SOA based MZI optical switch.

Figure 4. Output of SOA-MZI switch as the function of control pulse (CP).

The physical mechaanism behind the behavior is cross-phase modulationn (XPM). Gain saturationn induced by the λ2 beam reduces carrier density insidee one SOA, which in turrn increases the refractive index only in the arm throughh which the λ2 beam passes. As a result, an additional π phase shift can bee introduced on the IP beeam because of XPM, and the IP wave is directed towardss the bar port during eachh one bit. Optical band pass filters (F) are placed in frontt of the output ports forr blocking the original λ2 signal. The MZI scheme iss preferable over cross-ggain saturation as it does not reverse the bit pattern andd results in a higher on–ooff contrast simply because nothing exits from the bar portt during 0 bits [13]. Thee logical expression of bar and cross port output can bee expressed as AB and AB B. In the present literatture SOA-MZI based optical tree-structured splitter (OT-SS) is used to design 1×16 AND-array of 16 × 2 PLD (PROM). Here, log 2 16 6 = 4 control signals (‘A A’, ‘B’, ‘C’ and ‘D’) and ( 2log2 16 − 1) = 15 numbers off

SOA-MZI switches aree placed at the position of Z1, Z2, Z3, Z4, Z5, Z6, Z7, Z8, Z9, Z10, Z11, Z12, Z13, Z14 annd Z15 respectively. Hence the logical outputs of port-1 too

58

M. K. Das et al

port-16 are ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD , ABCD andd ABCD respectively.

Figu ure 5: SOA-MZI based OT-SS for AND array.

When CP is absent tthen input data pulse (IP) comes out to the bar port and d when CP is present thenn IP is present at the cross-port. Hence controlling the CP P of SOA-MZI switch w we can disconnect an incoming data to the output. Thee schematic diagram of thhis type of operation is shown in the Fig-4.

Figure 6: 6 All optical circuit for PROM. BC: beam combiner

All-Optical Binary Subtraction Using Semiconductor Optical Amplifier

59

So, CP of the SOA-MZI can be successfully used as programming input, by which we can connect or disconnect any of port-1 to port-16 (AND-array output) to the beam combiner as shown in the fig-6. The combined beam is the final output. Ei, Fi, Gi, Hi, Ii, Ji, Ki, Li, Mi, Ni, Oi, Pi, Qi, Ri, Si, Ti are the programming inputs respectively (where i = 1 to (N-1) for 2 M × N PLD). According to our designed 16 × 2 PLD (PROM) of fig-7, we require two sets of 16-programming inputs viz. {E0, F0, G0, H0, I0, J0, K0, L0, M0, N0, O0, P0, Q0, R0, S0, T0 } for one output f 0

3. TWO BIT SUBTRACION UNIT Any logical function can be performed using this PLD (PROM). Two bit subtractor is designed here. This process can be successfully used for designing subtraction unit for higher bits. Consider the two bit subtracter, AB -

CD f0 f1 f2

The truth table of the two bit subtracter is shown in Table-I. TABLE:1 RUTH TABLE OF TWO INPUT SUBTRACTOR Inputs f0

f1

f2

A

B

C

D

0

0

0

0

0

0

0

0

0

0

1

1

0

1

0

0

1

0

1

1

0

0

0

1

1

1

1

1

0

1

0

0

0

0

1

0

1

0

1

0

0

0

0

1

1

0

1

0

1

0

1

1

1

1

1

0

1

0

0

0

0

1

0

1

0

0

1

0

0

1

1

0

1

0

0

0

0

1

0

1

1

1

0

1

1

1

0

0

0

1

1

1

1

0

1

0

1

0

1

1

1

0

0

0

1

1

1

1

1

0

0

0

60

M. K. Das et al

From this table we found

f f f

0

1

2

= ABC D + ABC D + ABCD + ABC D + ABCD + ABCD

(3)

= A BC D + A BCD + ABCD + ABC D + ABC D + ABC D = A BC D + A BCD + ABC D + ABC D + ABC D + A BCD + ABC D + ABC D

f0=1 indicates negative result while f0=0 indicates positive result. We use 16 × 4 PLD (PROM) to perform this operation. The circuit is shown in the fig-7.

Figure 7: Two-bit subtracter using SOA-MZI based on PLD (PROM)

Hence programming inputs should be {E0 F0 G0 H0 I0 J0 K0 L0 M0 N0 O0 P0 Q0 R0 S0 T0} ={0 1 1 1 0 0 1 1 0 0 01 0 0 0 0}; {E1 F1 G1 H1 I1 J1 K1 L1 M1 N1 O1 P1 Q1 R1 S1 T1} = {0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0}and E2 F2 G2 H2 I2 J2 K2 L2 M2 N2 O2 P2 Q2 R2 S2 T2} = {0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0}.

4. Conclusion In this paper we have reported a novel design of SOA-MZI based PLD for subtraction operation. Here, in this proposed scheme the significant advantage is that the proposed subtractor unit can perform operations which are at ultra-high speed and is all-optical in nature. This scheme can easily and successfully be extended and implemented for any higher number of input digits.

All-Optical Binary Subtraction Using Semiconductor Optical Amplifier

61

REFERENCES 1.

J.P.Sokoloff, P.R.Prucnal, I..Glesk and M.Kane, “A terahertz optical asymmetric demultiplexer (TOAD)”, IEEE Photon. Technol. Lett., 5(7), 787-790, (1993).

2.

G.A.Thomas, D.A.Ackerman, P.R.Prucnal and S.L.Cooper, “Physics in the whirlwind of optical communications”, Physics Today, September (2000), 30-36.

3.

R.Hess, M.C.Gross, W.Vogt, E.Gamper, P.A.Besse, M.Düelk, E.Gini, H.Melchior, B.Mikkelsen, M.Vaa, K.S.Jepsen, K.E.Stubkjaer and S.Bouchoule, “All-optical demultiplexing of 80 to 10 Gb/s signal with monolithic integrated high-performance Mach-Zehnder interferometer”, IEEE Photonics Tech. Letters, 10(1), (1998), 165-167.

4.

J.Leuthold, P.A.Besse, E.Gamper, M.Dülk, S.Fischer, G.Guekos and H.Melchior, “All-optical Mach-Zehnder interferometer wavelength converters and switches with integrated data-and control-signal separation scheme”, Journal of Lightwave Tech., 17(6), (1999), 1056-1066.

5.

P.V.Studenkov, M.R.Gokhale, J.Wei, W.Lin, I.Glesk, P.R.Prucnal and S.R.Forrest, “Monolithic integration of an all-optical Mach-Zehnder demultiplexer using an asymmetric twin-waveguide structure”, IEEE Photonics Tech. Letters, 13(6), (2001), 600-602.

6.

R.Schreieck, M.Kwakernaak, H.Jackel, E.Gamper, E.Gini, W.Vogt and H.Melchior, “Ultrafast switching dynamics of Mach-Zehnder interferometer switches”, IEEE Photonics Tech. Letters, 13(6), (2001), 603-605.

7.

J.M.Martinez, F.Ramos and J.Marti, “”All-optical packet header processor based on cascaded SOA-MZIs”, Electronics Letters, 40(14), (2004), doi: 10.1049/el:20045209.

8.

P.Honzatko, A.Kumpera and P.Skoda, “Effects of polarization dependent gain and dynamics birefringence of the SOA on the performance of the ultrafast nonlinear interferometer gate”, Optics express, 15(5), (2007), 2541-2547.

9.

A.K.Das, P.P.Das and S.Mukhopadhyay, “A new approach of binary addition and subtraction by non-linear material based switching technique”, Pramana, 64(2), (2005), 239-247.

10. T.Chattopadhyay and J.N.Roy, “Design of SOA-MZI based all-optical programable logic device (PLD)”, Optics Communication, 283 (2010), 2506-2517. 11. J.N.Roy, “Mach–Zehnder interferometer-based tree architecture for all-optical logic and arithmetic operations”, Optik, 120(7), (2009), 318-328. 12. A.K.Cherri and A.S.Al-Zayed, “Circuit designs of ultra-fast all-optical modified signed-digit adders using semiconductor optical amplifier and Mach-Zehnder interferometer”, Optik, [In press] doi:10.1016/j.ijleo.2009.02.029. 13. J.N.Roy and D.K.Gayen. “Integrated all-optical logic and arithmetic operations with the help of TOAD based interferometer device – alternative approach”, Appl. Opt. 46(22), 53045310(2007). 14. P.V.Studenkov, M.R.Gokhale, J.Wei, W.Lin, I.Glesk, P.R.Prucnal and S.R.Forrest, “Monolithic integration of an all-optical Mach-Zehnder demultiplexer using an asymmetric twin-waveguide structure”, IEEE Photonics Tech. Letters, 13(6), (2001), 600-602. 15. M.Zhang, Y.Zhao, L.Wang, J.Wang and P.Ye, “Design and analysis of all-optical XOR gate using SOA-based Mach-Zehnder interferometer”, Optics Communications, 223 (2003), 301308. 16. K.Tajima, S.Nakamutra, Y.Ueno, J.Sasaki, T.Sugimoto, T.Kato, T.Shimoda, M.Itoh, H.Hatakeyama, T.Taanuki and T.Sasaki.: Hybrid integrated symmetric Mach-Zehnder alloptical switch with ultafast high extinction switching, Electronics Letters, 35(23), 2030-2031 (1999).

All-Optical Binary Subtraction Using Semiconductor ...

1 Department of Physics, Garhbeta College,. Garhbeta ... 3 Department of Physics Nationak Institute of Technology ... cO JIS College of Engineering 2011 ...

131KB Sizes 3 Downloads 273 Views

Recommend Documents

Controlling a Semiconductor Optical Amplifier Using a State-Space ...
the controller designed with the linear model is seen to work well even with 100% modulations ... semiconductor optical amplifiers (SOAs), state space methods.

optimal binary search tree using dynamic programming pdf ...
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. optimal binary ...

Bio-Inspired Stochastic Computing Using Binary ...
of spiking neural networks (SNN) in software and Von-. Neumann type hardware (such as DSPs, GPUs and ... Section II describes the basics of our CBRAM technology. Experiments of multi-level and stochastic ..... D. Vuillaume, C. Gamrat, and B. DeSalvo,

Bayesian Active Learning Using Arbitrary Binary Valued Queries
[email protected]. 2 Department of Statistics. Carnegie Mellon University [email protected]. 3 Language Technologies Institute. Carnegie Mellon University [email protected]. Abstract. We explore a general Bayesian active learning setting, in which the

optimal binary search tree using dynamic programming pdf ...
Sign in. Loading… Whoops! There was a problem loading more pages. Retrying... Whoops! There was a problem previewing this document. Retrying.

Bayesian Active Learning Using Arbitrary Binary Valued Queries
Liu Yang would like to extend her sincere gratitude to Avrim Blum and Venkatesan. Guruswami for several enlightening and highly stimulating discussions. Bibliography. Bshouty, N. H., Li, Y., & Long, P. M. (2009). Using the doubling dimension to analy

Subtraction snail race.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. Subtraction snail ...

Subtraction Rocket Math.pdf
Subtraction Rocket Math.pdf. Subtraction Rocket Math.pdf. Open. Extract. Open with. Sign In. Main menu. Displaying Subtraction Rocket Math.pdf. Page 1 of 26.

Chapter 45 Semiconductor and semiconductor devices.pdf ...
Page 3 of 6. Chapter 45 Semiconductor and semiconductor devices.pdf. Chapter 45 Semiconductor and semiconductor devices.pdf. Open. Extract. Open with.

Chapter 45 Semiconductor and semiconductor devices.pdf ...
Page 3 of 297. Kontaktirajte našega komercialista, ki vam bo z veseljem pomagal pri izbiri tega izdelka. Nazadnje posodobljeno: 29. 11. 2017. Whoops! There was a problem loading this page. Retrying... Main menu. Displaying Chapter 45 Semiconductor a

Using the Eigenvalue Relaxation for Binary Least ...
Abstract. The goal of this paper is to survey the properties of the eigenvalue relaxation for least squares binary problems. This relaxation is a convex program ...

valentine addition and subtraction mats.pdf
Page 1 of 7. Addition mat. Color SOME hearts purple and SOME hearts red. Compose the addition sentence. Subtraction mat. Put SOME hearts on the plate and ...

Addition & Subtraction Pack SAMPLE.pdf
Page 2 of 14. Page 3 of 14. Addition & Subtraction Pack SAMPLE.pdf. Addition & Subtraction Pack SAMPLE.pdf. Open. Extract. Open with. Sign In. Main menu.

Subtraction word problem with unknown.pdf
decorate our gingerbread house. We. ate some candy. Now we have 28. pieces of candy. How many pieces of. candy did we eat? The elves had 85 stockings to make. Mrs. Claus made some stockings last. night. Now there are 57 left to make. How many did Mrs

Semiconductor integrated circuit
Dec 29, 2011 - layout design When arranging switches in a poWer lines for preventing ..... becomes high, and automatic design of the layout by the CAD.

First Grade Unit 2 Addition Subtraction and Word Problems.pdf ...
First Grade Unit 2 Addition Subtraction and Word Problems.pdf. First Grade Unit 2 Addition Subtraction and Word Problems.pdf. Open. Extract. Open with. Sign In.

Interlaced Binary Search: Multiple Items' Binary Search ...
and data encoding. Index Terms— ... (A/D) (Figure-1and Table-3) and (2) encoding of binary data using fewer bits ...... minimum allowable sampling rate 2fM for exact recovery of a .... Systems” Singapore, McGraw-Hill Book Company 1986.

dienhathe.com-Semiconductor Fuses.pdf
Operational class: gR. • Super quick www.dienhathe.xyz. www.dienhathe.vn. Page 3 of 90. Main menu. Displaying dienhathe.com-Semiconductor Fuses.pdf.

binary search.pdf
Page 1 of 2. Stand 02/ 2000 MULTITESTER I Seite 1. RANGE MAX/MIN VoltSensor HOLD. MM 1-3. V. V. OFF. Hz A. A. °C. °F. Hz. A. MAX. 10A. FUSED.

semiconductor-fdms2508sdc-nqotnm.pdf
while maintaining excellent switching performance by extremely. low Junction-to-Ambient thermal resistance. This device has the. added benefit of an efficient ...